OpenCores
URL https://opencores.org/ocsvn/tinyvliw8/tinyvliw8/trunk

Subversion Repositories tinyvliw8

[/] [tinyvliw8/] [trunk/] [design/] [AlteraDK1/] [instMem.qip] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 steckol
set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
2
set_global_assignment -name IP_TOOL_VERSION "11.0"
3
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "instMem.vhd"]
4
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "instMem_inst.vhd"]
5
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "instMem.cmp"]

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.