OpenCores
URL https://opencores.org/ocsvn/ttl_library/ttl_library/trunk

Subversion Repositories ttl_library

[/] [ttl_library/] [trunk/] [vsim.txt] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 david237
# >vsim work.Xbench_00 < vsim.txt
2
# Returns 0 for successful run,
3
#         1 for an assertion warning,
4
#         2 for an assertion error,
5
#         3 for an assertion failure
6
run -all
7
quit -code [coverage attribute -name TESTSTATUS -concise]
8
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.