OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [models/] [altera/] [altera_stargate_pll.v] - Blame information for rev 14

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 dinesha
// megafunction wizard: %ALTPLL%
2
// GENERATION: STANDARD
3
// VERSION: WM1.0
4
// MODULE: altpll 
5
 
6
// ============================================================
7
// File Name: altera_stargate_pll.v
8
// Megafunction Name(s):
9
//                      altpll
10
//
11
// Simulation Library Files(s):
12
//                      altera_mf
13
// ============================================================
14
// ************************************************************
15
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
//
17
// 9.0 Build 132 02/25/2009 SJ Full Version
18
// ************************************************************
19
 
20
 
21
//Copyright (C) 1991-2009 Altera Corporation
22
//Your use of Altera Corporation's design tools, logic functions 
23
//and other software and tools, and its AMPP partner logic 
24
//functions, and any output files from any of the foregoing 
25
//(including device programming or simulation files), and any 
26
//associated documentation or information are expressly subject 
27
//to the terms and conditions of the Altera Program License 
28
//Subscription Agreement, Altera MegaCore Function License 
29
//Agreement, or other applicable license agreement, including, 
30
//without limitation, that your use is for the sole purpose of 
31
//programming logic devices manufactured by Altera and sold by 
32
//Altera or its authorized distributors.  Please refer to the 
33
//applicable agreement for further details.
34
 
35
 
36
// synopsys translate_off
37
`timescale 1 ps / 1 ps
38
// synopsys translate_on
39
module altera_stargate_pll (
40
        areset,
41
        inclk0,
42
        c0,
43
        locked);
44
 
45
        input     areset;
46
        input     inclk0;
47
        output    c0;
48
        output    locked;
49
`ifndef ALTERA_RESERVED_QIS
50
// synopsys translate_off
51
`endif
52
        tri0      areset;
53
`ifndef ALTERA_RESERVED_QIS
54
// synopsys translate_on
55
`endif
56
 
57
        wire [5:0] sub_wire0;
58
        wire  sub_wire2;
59
        wire [0:0] sub_wire5 = 1'h0;
60
        wire [0:0] sub_wire1 = sub_wire0[0:0];
61
        wire  c0 = sub_wire1;
62
        wire  locked = sub_wire2;
63
        wire  sub_wire3 = inclk0;
64
        wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};
65
 
66
        altpll  altpll_component (
67
                                .inclk (sub_wire4),
68
                                .areset (areset),
69
                                .clk (sub_wire0),
70
                                .locked (sub_wire2),
71
                                .activeclock (),
72
                                .clkbad (),
73
                                .clkena ({6{1'b1}}),
74
                                .clkloss (),
75
                                .clkswitch (1'b0),
76
                                .configupdate (1'b0),
77
                                .enable0 (),
78
                                .enable1 (),
79
                                .extclk (),
80
                                .extclkena ({4{1'b1}}),
81
                                .fbin (1'b1),
82
                                .fbmimicbidir (),
83
                                .fbout (),
84
                                .pfdena (1'b1),
85
                                .phasecounterselect ({4{1'b1}}),
86
                                .phasedone (),
87
                                .phasestep (1'b1),
88
                                .phaseupdown (1'b1),
89
                                .pllena (1'b1),
90
                                .scanaclr (1'b0),
91
                                .scanclk (1'b0),
92
                                .scanclkena (1'b1),
93
                                .scandata (1'b0),
94
                                .scandataout (),
95
                                .scandone (),
96
                                .scanread (1'b0),
97
                                .scanwrite (1'b0),
98
                                .sclkout0 (),
99
                                .sclkout1 (),
100
                                .vcooverrange (),
101
                                .vcounderrange ());
102
        defparam
103
                altpll_component.bandwidth_type = "AUTO",
104
                altpll_component.clk0_divide_by = 1,
105
                altpll_component.clk0_duty_cycle = 50,
106
                altpll_component.clk0_multiply_by = 10,
107
                altpll_component.clk0_phase_shift = "0",
108
                altpll_component.compensate_clock = "CLK0",
109
                altpll_component.gate_lock_signal = "NO",
110
                altpll_component.inclk0_input_frequency = 40000,
111
                altpll_component.intended_device_family = "Stratix II",
112
                altpll_component.invalid_lock_multiplier = 5,
113
                altpll_component.lpm_hint = "CBX_MODULE_PREFIX=altera_stargate_pll",
114
                altpll_component.lpm_type = "altpll",
115
                altpll_component.operation_mode = "NORMAL",
116
                altpll_component.pll_type = "AUTO",
117
                altpll_component.port_activeclock = "PORT_UNUSED",
118
                altpll_component.port_areset = "PORT_USED",
119
                altpll_component.port_clkbad0 = "PORT_UNUSED",
120
                altpll_component.port_clkbad1 = "PORT_UNUSED",
121
                altpll_component.port_clkloss = "PORT_UNUSED",
122
                altpll_component.port_clkswitch = "PORT_UNUSED",
123
                altpll_component.port_configupdate = "PORT_UNUSED",
124
                altpll_component.port_fbin = "PORT_UNUSED",
125
                altpll_component.port_inclk0 = "PORT_USED",
126
                altpll_component.port_inclk1 = "PORT_UNUSED",
127
                altpll_component.port_locked = "PORT_USED",
128
                altpll_component.port_pfdena = "PORT_UNUSED",
129
                altpll_component.port_phasecounterselect = "PORT_UNUSED",
130
                altpll_component.port_phasedone = "PORT_UNUSED",
131
                altpll_component.port_phasestep = "PORT_UNUSED",
132
                altpll_component.port_phaseupdown = "PORT_UNUSED",
133
                altpll_component.port_pllena = "PORT_UNUSED",
134
                altpll_component.port_scanaclr = "PORT_UNUSED",
135
                altpll_component.port_scanclk = "PORT_UNUSED",
136
                altpll_component.port_scanclkena = "PORT_UNUSED",
137
                altpll_component.port_scandata = "PORT_UNUSED",
138
                altpll_component.port_scandataout = "PORT_UNUSED",
139
                altpll_component.port_scandone = "PORT_UNUSED",
140
                altpll_component.port_scanread = "PORT_UNUSED",
141
                altpll_component.port_scanwrite = "PORT_UNUSED",
142
                altpll_component.port_clk0 = "PORT_USED",
143
                altpll_component.port_clk1 = "PORT_UNUSED",
144
                altpll_component.port_clk2 = "PORT_UNUSED",
145
                altpll_component.port_clk3 = "PORT_UNUSED",
146
                altpll_component.port_clk4 = "PORT_UNUSED",
147
                altpll_component.port_clk5 = "PORT_UNUSED",
148
                altpll_component.port_clkena0 = "PORT_UNUSED",
149
                altpll_component.port_clkena1 = "PORT_UNUSED",
150
                altpll_component.port_clkena2 = "PORT_UNUSED",
151
                altpll_component.port_clkena3 = "PORT_UNUSED",
152
                altpll_component.port_clkena4 = "PORT_UNUSED",
153
                altpll_component.port_clkena5 = "PORT_UNUSED",
154
                altpll_component.port_enable0 = "PORT_UNUSED",
155
                altpll_component.port_enable1 = "PORT_UNUSED",
156
                altpll_component.port_extclk0 = "PORT_UNUSED",
157
                altpll_component.port_extclk1 = "PORT_UNUSED",
158
                altpll_component.port_extclk2 = "PORT_UNUSED",
159
                altpll_component.port_extclk3 = "PORT_UNUSED",
160
                altpll_component.port_sclkout0 = "PORT_UNUSED",
161
                altpll_component.port_sclkout1 = "PORT_UNUSED",
162
                altpll_component.spread_frequency = 0,
163
                altpll_component.valid_lock_multiplier = 1;
164
 
165
 
166
endmodule
167
 
168
// ============================================================
169
// CNX file retrieval info
170
// ============================================================
171
// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"
172
// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
173
// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1"
174
// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
175
// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
176
// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
177
// Retrieval info: PRIVATE: BANDWIDTH_USE_CUSTOM STRING "0"
178
// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"
179
// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"
180
// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"
181
// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0"
182
// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0"
183
// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"
184
// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"
185
// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
186
// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0"
187
// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "3"
188
// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1"
189
// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000"
190
// Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "250.000000"
191
// Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0"
192
// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"
193
// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
194
// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "1"
195
// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"
196
// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
197
// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
198
// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "25.000"
199
// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz"
200
// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
201
// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
202
// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
203
// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
204
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix II"
205
// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
206
// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1"
207
// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
208
// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "150.000"
209
// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"
210
// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg"
211
// Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any"
212
// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "1"
213
// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
214
// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "250.00000000"
215
// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1"
216
// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz"
217
// Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "0"
218
// Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0"
219
// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000"
220
// Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0"
221
// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg"
222
// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0"
223
// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1"
224
// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
225
// Retrieval info: PRIVATE: PLL_ENA_CHECK STRING "0"
226
// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"
227
// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"
228
// Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0"
229
// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"
230
// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"
231
// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0"
232
// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
233
// Retrieval info: PRIVATE: RECONFIG_FILE STRING "altera_stargate_pll.mif"
234
// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"
235
// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1"
236
// Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0"
237
// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"
238
// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "1"
239
// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
240
// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
241
// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
242
// Retrieval info: PRIVATE: SPREAD_USE STRING "0"
243
// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
244
// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1"
245
// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
246
// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
247
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
248
// Retrieval info: PRIVATE: USE_CLK0 STRING "1"
249
// Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0"
250
// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"
251
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
252
// Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
253
// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "1"
254
// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"
255
// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "10"
256
// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0"
257
// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0"
258
// Retrieval info: CONSTANT: GATE_LOCK_SIGNAL STRING "NO"
259
// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "40000"
260
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix II"
261
// Retrieval info: CONSTANT: INVALID_LOCK_MULTIPLIER NUMERIC "5"
262
// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
263
// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
264
// Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO"
265
// Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED"
266
// Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED"
267
// Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED"
268
// Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
269
// Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
270
// Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED"
271
// Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED"
272
// Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
273
// Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED"
274
// Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
275
// Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED"
276
// Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
277
// Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED"
278
// Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED"
279
// Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED"
280
// Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED"
281
// Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
282
// Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
283
// Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
284
// Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED"
285
// Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
286
// Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED"
287
// Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
288
// Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
289
// Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED"
290
// Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
291
// Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED"
292
// Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED"
293
// Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
294
// Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
295
// Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
296
// Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED"
297
// Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
298
// Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
299
// Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
300
// Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
301
// Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
302
// Retrieval info: CONSTANT: PORT_enable0 STRING "PORT_UNUSED"
303
// Retrieval info: CONSTANT: PORT_enable1 STRING "PORT_UNUSED"
304
// Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED"
305
// Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
306
// Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
307
// Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
308
// Retrieval info: CONSTANT: PORT_sclkout0 STRING "PORT_UNUSED"
309
// Retrieval info: CONSTANT: PORT_sclkout1 STRING "PORT_UNUSED"
310
// Retrieval info: CONSTANT: SPREAD_FREQUENCY NUMERIC "0"
311
// Retrieval info: CONSTANT: VALID_LOCK_MULTIPLIER NUMERIC "1"
312
// Retrieval info: USED_PORT: @clk 0 0 6 0 OUTPUT_CLK_EXT VCC "@clk[5..0]"
313
// Retrieval info: USED_PORT: @extclk 0 0 4 0 OUTPUT_CLK_EXT VCC "@extclk[3..0]"
314
// Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset"
315
// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0"
316
// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0"
317
// Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked"
318
// Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0
319
// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
320
// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
321
// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
322
// Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0
323
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll.v TRUE
324
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll.ppf TRUE
325
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll.inc TRUE
326
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll.cmp FALSE
327
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll.bsf FALSE
328
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll_inst.v TRUE
329
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll_bb.v TRUE
330
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll_waveforms.html TRUE
331
// Retrieval info: GEN_FILE: TYPE_NORMAL altera_stargate_pll_wave*.jpg FALSE
332
// Retrieval info: LIB_FILE: altera_mf
333
// Retrieval info: CBX_MODULE_PREFIX: ON

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.