URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [defs/] [tb_defines.v] - Blame information for rev 58

Go to most recent revision | Details | Compare with Previous | View Log


//
// Functional Description:
//
// This has all defines used in TB
//
// *************************************************************************
 
// For Top level simulations
`define TB_TOP_LEVEL_SIM  1
`define TB_RAND_SEED      0
 
// RTL - Instance 
`define TB_TOP          tb_top
`define CHIP_TOP        `TB_TOP.chip_top
`define CORE            `TB_TOP.u_core
 
// TB - Global
`define TB_GLBL         `TB_TOP.tb_glbl
 
`define TB_AGENTS_GMAC  `TB_TOP.u_tb_eth
`define TB_AGENTS_UART  `TB_TOP.tb_uart
 
 
//--------------------------------------------------------------
// Target ID Mapping
// 4'b0100 -- MAC core
// 4'b0011 -- UART
// 4'b0010 -- SPI core
// 4'b0001 -- External RAM
// 4'b0000 -- External ROM
//--------------------------------------------------------------
`define ADDR_SPACE_MAC  4'b0100
`define ADDR_SPACE_UART 4'b0011
`define ADDR_SPACE_SPI  4'b0010
`define ADDR_SPACE_RAM  4'b0001
`define ADDR_SPACE_ROM  4'b0000
 

Line No.	Rev	Author	Line
1	15	dinesha	`//`
2			`// Functional Description:`
3			`//`
4			`// This has all defines used in TB`
5			`//`
6			`// *************************************************************************`
7
8			`// For Top level simulations`
9			`define TB_TOP_LEVEL_SIM 1
10			`define TB_RAND_SEED 0
11
12			`// RTL - Instance`
13			`define TB_TOP tb_top
14			`define CHIP_TOP `TB_TOP.chip_top
15			`define CORE `TB_TOP.u_core
16
17			`// TB - Global`
18			`define TB_GLBL `TB_TOP.tb_glbl
19
20			`define TB_AGENTS_GMAC `TB_TOP.u_tb_eth
21			`define TB_AGENTS_UART `TB_TOP.tb_uart
22
23	50	dinesha
24			`//--------------------------------------------------------------`
25			`// Target ID Mapping`
26			`// 4'b0100 -- MAC core`
27			`// 4'b0011 -- UART`
28			`// 4'b0010 -- SPI core`
29			`// 4'b0001 -- External RAM`
30			`// 4'b0000 -- External ROM`
31			`//--------------------------------------------------------------`
32			`define ADDR_SPACE_MAC 4'b0100
33			`define ADDR_SPACE_UART 4'b0011
34			`define ADDR_SPACE_SPI 4'b0010
35			`define ADDR_SPACE_RAM 4'b0001
36			`define ADDR_SPACE_ROM 4'b0000
37

Browse

Tools

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [defs/] [tb_defines.v] - Blame information for rev 58