OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [log/] [int_gcd.log] - Blame information for rev 71

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 62 dinesha
Reading D:/Actel/Libero_v9.1/Model/tcl/vsim/pref.tcl
2
 
3
# 6.6d
4
 
5
# vsim +INTERNAL_ROM -do run.do -c tb_top
6
# //  ModelSim ACTEL 6.6d Nov  2 2010
7
# //
8
# //  Copyright 1991-2010 Mentor Graphics Corporation
9
# //              All Rights Reserved.
10
# //
11
# //  THIS WORK CONTAINS TRADE SECRET AND
12
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
13
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
14
# //  AND IS SUBJECT TO LICENSE TERMS.
15
# //
16
# Loading sv_std.std
17
# Loading work.tb_top
18
# Loading work.turbo8051
19
# Loading work.clkgen
20
# Loading work.clk_ctl
21
# Loading work.wb_crossbar
22
# Loading work.g_mac_top
23
# Loading work.g_dpath_ctrl
24
# Loading work.g_eth_parser
25
# Loading work.g_mac_core
26
# Loading work.g_rx_top
27
# Loading work.g_rx_fsm
28
# Loading work.half_dup_dble_reg
29
# Loading work.g_rx_crc32
30
# Loading work.g_deferral_rx
31
# Loading work.g_md_intf
32
# Loading work.g_tx_top
33
# Loading work.g_deferral
34
# Loading work.g_tx_fsm
35
# Loading work.g_tx_crc32
36
# Loading work.toggle_sync
37
# Loading work.g_cfg_mgmt
38
# Loading work.s2f_sync
39
# Loading work.generic_register
40
# Loading work.req_register
41
# Loading work.stat_counter
42
# Loading work.generic_intr_stat_reg
43
# Loading work.g_mii_intf
44
# Loading work.async_fifo
45
# Loading work.wb_rd_mem2mem
46
# Loading work.wb_wr_mem2mem
47
# Loading work.uart_core
48
# Loading work.uart_cfg
49
# Loading work.stat_register
50
# Loading work.uart_txfsm
51
# Loading work.uart_rxfsm
52
# Loading work.double_sync_low
53
# Loading work.spi_core
54
# Loading work.spi_if
55
# Loading work.spi_ctl
56
# Loading work.spi_cfg
57
# Loading work.oc8051_top
58
# Loading work.oc8051_decoder
59
# Loading work.oc8051_alu
60
# Loading work.oc8051_multiply
61
# Loading work.oc8051_divide
62
# Loading work.oc8051_ram_top
63
# Loading work.oc8051_ram_256x8_two_bist
64
# Loading work.oc8051_alu_src_sel
65
# Loading work.oc8051_comp
66
# Loading work.oc8051_cy_select
67
# Loading work.oc8051_indi_addr
68
# Loading work.oc8051_memory_interface
69
# Loading work.oc8051_sfr
70
# Loading work.oc8051_acc
71
# Loading work.oc8051_b_register
72
# Loading work.oc8051_sp
73
# Loading work.oc8051_dptr
74
# Loading work.oc8051_psw
75
# Loading work.oc8051_ports
76
# Loading work.oc8051_int
77
# Loading work.oc8051_tc
78
# Loading work.oc8051_tc2
79
# Loading work.oc8051_xrom
80
# Loading work.oc8051_xram
81
# Loading work.tb_eth_top
82
# Loading work.tb_mii
83
# Loading work.tb_rmii
84
# Loading work.uart_agent
85
# Loading work.m25p20
86
# Loading work.memory_access
87
# Loading work.acdc_check
88
# Loading work.internal_logic
89
# Loading work.AT45DB321
90
# Loading work.tb_glbl
91
# Loading work.bit_register
92
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(211): [TFMPC] - Too few port connections. Expected 14, found 12.
93
#         Region: /tb_top/u_core/u_uart_core/u_rxfifo
94
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'afull'.
95
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'aempty'.
96
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(227): [TFMPC] - Too few port connections. Expected 14, found 12.
97
#         Region: /tb_top/u_core/u_uart_core/u_txfifo
98
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(227): [TFMPC] - Missing connection for port 'afull'.
99
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(227): [TFMPC] - Missing connection for port 'aempty'.
100
# do run.do
101
# i : 02
102
# i : 00
103
# i : 08
104
# i : 12
105
# i : 00
106
# i : 64
107
# i : 80
108
# i : fe
109
# i : 75
110
# i : 81
111
# NOTE : Load memory with Initial delivery content
112
# NOTE : Initial Load End
113
# NOTE: COMMUNICATION (RE)STARTED
114
################################
115
# time                33776 Passed
116
################################
117
# ** Note: $finish    : ../tb/tb_top.v(448)
118
#    Time: 33876 ns  Iteration: 0  Instance: /tb_top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.