OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [log/] [uart_test_1.log] - Blame information for rev 62

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 62 dinesha
Reading D:/Actel/Libero_v9.1/Model/tcl/vsim/pref.tcl
2
 
3
# 6.6d
4
 
5
# vsim +uart_test_1 -do run.do -c tb_top
6
# //  ModelSim ACTEL 6.6d Nov  2 2010
7
# //
8
# //  Copyright 1991-2010 Mentor Graphics Corporation
9
# //              All Rights Reserved.
10
# //
11
# //  THIS WORK CONTAINS TRADE SECRET AND
12
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
13
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
14
# //  AND IS SUBJECT TO LICENSE TERMS.
15
# //
16
# Loading sv_std.std
17
# Loading work.tb_top
18
# Loading work.turbo8051
19
# Loading work.clkgen
20
# Loading work.clk_ctl
21
# Loading work.wb_crossbar
22
# Loading work.g_mac_top
23
# Loading work.g_dpath_ctrl
24
# Loading work.g_eth_parser
25
# Loading work.g_mac_core
26
# Loading work.g_rx_top
27
# Loading work.g_rx_fsm
28
# Loading work.half_dup_dble_reg
29
# Loading work.g_rx_crc32
30
# Loading work.g_deferral_rx
31
# Loading work.g_md_intf
32
# Loading work.g_tx_top
33
# Loading work.g_deferral
34
# Loading work.g_tx_fsm
35
# Loading work.g_tx_crc32
36
# Loading work.toggle_sync
37
# Loading work.g_cfg_mgmt
38
# Loading work.s2f_sync
39
# Loading work.generic_register
40
# Loading work.req_register
41
# Loading work.stat_counter
42
# Loading work.generic_intr_stat_reg
43
# Loading work.g_mii_intf
44
# Loading work.async_fifo
45
# Loading work.wb_rd_mem2mem
46
# Loading work.wb_wr_mem2mem
47
# Loading work.uart_core
48
# Loading work.uart_cfg
49
# Loading work.stat_register
50
# Loading work.uart_txfsm
51
# Loading work.uart_rxfsm
52
# Loading work.double_sync_low
53
# Loading work.spi_core
54
# Loading work.spi_if
55
# Loading work.spi_ctl
56
# Loading work.spi_cfg
57
# Loading work.oc8051_top
58
# Loading work.oc8051_decoder
59
# Loading work.oc8051_alu
60
# Loading work.oc8051_multiply
61
# Loading work.oc8051_divide
62
# Loading work.oc8051_ram_top
63
# Loading work.oc8051_ram_256x8_two_bist
64
# Loading work.oc8051_alu_src_sel
65
# Loading work.oc8051_comp
66
# Loading work.oc8051_rom
67
# Loading work.oc8051_cy_select
68
# Loading work.oc8051_indi_addr
69
# Loading work.oc8051_memory_interface
70
# Loading work.oc8051_sfr
71
# Loading work.oc8051_acc
72
# Loading work.oc8051_b_register
73
# Loading work.oc8051_sp
74
# Loading work.oc8051_dptr
75
# Loading work.oc8051_psw
76
# Loading work.oc8051_ports
77
# Loading work.oc8051_int
78
# Loading work.oc8051_tc
79
# Loading work.oc8051_tc2
80
# Loading work.oc8051_xrom
81
# Loading work.oc8051_xram
82
# Loading work.tb_eth_top
83
# Loading work.tb_mii
84
# Loading work.tb_rmii
85
# Loading work.uart_agent
86
# Loading work.m25p20
87
# Loading work.memory_access
88
# Loading work.acdc_check
89
# Loading work.internal_logic
90
# Loading work.AT45DB321
91
# Loading work.tb_glbl
92
# Loading work.bit_register
93
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
94
#           File in use by:   Hostname:   ProcessID: 14
95
#           Attempting to use alternate WLF file "./wlft22nc1m".
96
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
97
#           Using alternate file: ./wlft22nc1m
98
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(211): [TFMPC] - Too few port connections. Expected 14, found 12.
99
#         Region: /tb_top/u_core/u_uart_core/u_rxfifo
100
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'afull'.
101
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'aempty'.
102
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(227): [TFMPC] - Too few port connections. Expected 14, found 12.
103
#         Region: /tb_top/u_core/u_uart_core/u_txfifo
104
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(227): [TFMPC] - Missing connection for port 'afull'.
105
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(227): [TFMPC] - Missing connection for port 'aempty'.
106
# do run.do
107
# i : 00
108
# i : 00
109
# i : 00
110
# i : 00
111
# i : 00
112
# i : 00
113
# i : 00
114
# i : 00
115
# i : 00
116
# i : 00
117
# NOTE : Load memory with Initial delivery content
118
# NOTE : Initial Load End
119
# NOTE: COMMUNICATION (RE)STARTED
120
# Config-Write: Id: 3 Addr = 0000, Cfg. Data = 00000017
121
#
122
# ... Writing char  36 ...
123
# ... Write data 24 to UART done cnt :          1 ...
124
#
125
#
126
# ... Writing char 129 ...
127
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  24
128
# ... Read Data from UART done cnt :         1...
129
# ... Write data 81 to UART done cnt :          2 ...
130
#
131
#
132
# ... Writing char   9 ...
133
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  81
134
# ... Read Data from UART done cnt :         2...
135
# ... Write data 09 to UART done cnt :          3 ...
136
#
137
#
138
# ... Writing char  99 ...
139
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  09
140
# ... Read Data from UART done cnt :         3...
141
# ... Write data 63 to UART done cnt :          4 ...
142
#
143
#
144
# ... Writing char  13 ...
145
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  63
146
# ... Read Data from UART done cnt :         4...
147
# ... Write data 0d to UART done cnt :          5 ...
148
#
149
#
150
# ... Writing char 141 ...
151
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  0d
152
# ... Read Data from UART done cnt :         5...
153
# ... Write data 8d to UART done cnt :          6 ...
154
#
155
#
156
# ... Writing char 101 ...
157
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  8d
158
# ... Read Data from UART done cnt :         6...
159
# ... Write data 65 to UART done cnt :          7 ...
160
#
161
#
162
# ... Writing char  18 ...
163
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  65
164
# ... Read Data from UART done cnt :         7...
165
# ... Write data 12 to UART done cnt :          8 ...
166
#
167
#
168
# ... Writing char   1 ...
169
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  12
170
# ... Read Data from UART done cnt :         8...
171
# ... Write data 01 to UART done cnt :          9 ...
172
#
173
#
174
# ... Writing char  13 ...
175
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  01
176
# ... Read Data from UART done cnt :         9...
177
# ... Write data 0d to UART done cnt :         10 ...
178
#
179
#
180
# ... Writing char 118 ...
181
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  0d
182
# ... Read Data from UART done cnt :        10...
183
# ... Write data 76 to UART done cnt :         11 ...
184
#
185
#
186
# ... Writing char  61 ...
187
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  76
188
# ... Read Data from UART done cnt :        11...
189
# ... Write data 3d to UART done cnt :         12 ...
190
#
191
#
192
# ... Writing char 237 ...
193
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  3d
194
# ... Read Data from UART done cnt :        12...
195
# ... Write data ed to UART done cnt :         13 ...
196
#
197
#
198
# ... Writing char 140 ...
199
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  ed
200
# ... Read Data from UART done cnt :        13...
201
# ... Write data 8c to UART done cnt :         14 ...
202
#
203
#
204
# ... Writing char 249 ...
205
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  8c
206
# ... Read Data from UART done cnt :        14...
207
# ... Write data f9 to UART done cnt :         15 ...
208
#
209
#
210
# ... Writing char 198 ...
211
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  f9
212
# ... Read Data from UART done cnt :        15...
213
# ... Write data c6 to UART done cnt :         16 ...
214
#
215
#
216
# ... Writing char 197 ...
217
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  c6
218
# ... Read Data from UART done cnt :        16...
219
# ... Write data c5 to UART done cnt :         17 ...
220
#
221
#
222
# ... Writing char 170 ...
223
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  c5
224
# ... Read Data from UART done cnt :        17...
225
# ... Write data aa to UART done cnt :         18 ...
226
#
227
#
228
# ... Writing char 229 ...
229
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  aa
230
# ... Read Data from UART done cnt :        18...
231
# ... Write data e5 to UART done cnt :         19 ...
232
#
233
#
234
# ... Writing char 119 ...
235
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  e5
236
# ... Read Data from UART done cnt :        19...
237
# ... Write data 77 to UART done cnt :         20 ...
238
#
239
#
240
# ... Writing char  18 ...
241
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  77
242
# ... Read Data from UART done cnt :        20...
243
# ... Write data 12 to UART done cnt :         21 ...
244
#
245
#
246
# ... Writing char 143 ...
247
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  12
248
# ... Read Data from UART done cnt :        21...
249
# ... Write data 8f to UART done cnt :         22 ...
250
#
251
#
252
# ... Writing char 242 ...
253
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  8f
254
# ... Read Data from UART done cnt :        22...
255
# ... Write data f2 to UART done cnt :         23 ...
256
#
257
#
258
# ... Writing char 206 ...
259
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  f2
260
# ... Read Data from UART done cnt :        23...
261
# ... Write data ce to UART done cnt :         24 ...
262
#
263
#
264
# ... Writing char 232 ...
265
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  ce
266
# ... Read Data from UART done cnt :        24...
267
# ... Write data e8 to UART done cnt :         25 ...
268
#
269
#
270
# ... Writing char 197 ...
271
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  e8
272
# ... Read Data from UART done cnt :        25...
273
# ... Write data c5 to UART done cnt :         26 ...
274
#
275
#
276
# ... Writing char  92 ...
277
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  c5
278
# ... Read Data from UART done cnt :        26...
279
# ... Write data 5c to UART done cnt :         27 ...
280
#
281
#
282
# ... Writing char 189 ...
283
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  5c
284
# ... Read Data from UART done cnt :        27...
285
# ... Write data bd to UART done cnt :         28 ...
286
#
287
#
288
# ... Writing char  45 ...
289
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  bd
290
# ... Read Data from UART done cnt :        28...
291
# ... Write data 2d to UART done cnt :         29 ...
292
#
293
#
294
# ... Writing char 101 ...
295
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  2d
296
# ... Read Data from UART done cnt :        29...
297
# ... Write data 65 to UART done cnt :         30 ...
298
#
299
#
300
# ... Writing char  99 ...
301
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  65
302
# ... Read Data from UART done cnt :        30...
303
# ... Write data 63 to UART done cnt :         31 ...
304
#
305
#
306
# ... Writing char  10 ...
307
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  63
308
# ... Read Data from UART done cnt :        31...
309
# ... Write data 0a to UART done cnt :         32 ...
310
#
311
#
312
# ... Writing char 128 ...
313
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  0a
314
# ... Read Data from UART done cnt :        32...
315
# ... Write data 80 to UART done cnt :         33 ...
316
#
317
#
318
# ... Writing char  32 ...
319
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  80
320
# ... Read Data from UART done cnt :        33...
321
# ... Write data 20 to UART done cnt :         34 ...
322
#
323
#
324
# ... Writing char 170 ...
325
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  20
326
# ... Read Data from UART done cnt :        34...
327
# ... Write data aa to UART done cnt :         35 ...
328
#
329
#
330
# ... Writing char 157 ...
331
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  aa
332
# ... Read Data from UART done cnt :        35...
333
# ... Write data 9d to UART done cnt :         36 ...
334
#
335
#
336
# ... Writing char 150 ...
337
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  9d
338
# ... Read Data from UART done cnt :        36...
339
# ... Write data 96 to UART done cnt :         37 ...
340
#
341
#
342
# ... Writing char  19 ...
343
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  96
344
# ... Read Data from UART done cnt :        37...
345
# ... Write data 13 to UART done cnt :         38 ...
346
#
347
#
348
# ... Writing char  13 ...
349
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  13
350
# ... Read Data from UART done cnt :        38...
351
# ... Write data 0d to UART done cnt :         39 ...
352
#
353
#
354
# ... Writing char  83 ...
355
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  0d
356
# ... Read Data from UART done cnt :        39...
357
# ... Write data 53 to UART done cnt :         40 ...
358
#
359
# (tb_top.tb_uart.read_char_chk.loop_2) Data match  53
360
# ... Read Data from UART done cnt :        40...
361
# -------------------- Reporting Configuration --------------------
362
#       Data bit number setting is : 8
363
#       Stop bit number setting is : 1
364
#       Divisor of Uart clock   is : 3
365
#       Parity is enable
366
#       Even parity setting
367
#       FIFO mode is disable
368
# -----------------------------------------------------------------
369
# -------------------- Reporting Status --------------------
370
#
371
#       Number of character received is :    40
372
#       Number of character sent     is :    40
373
#       Number of parity error rxd   is :     0
374
#       Number of stop1  error rxd   is :     0
375
#       Number of stop2  error rxd   is :     0
376
#       Number of timeout error      is :     0
377
#       Number of error              is :     0
378
# -----------------------------------------------------------------
379
#
380
# -------------------------------------------------
381
# Test Status
382
# warnings: 0, errors: 0
383
#
384
# -------------------------------------------------
385
# Test Status
386
# warnings: 0, errors: 0
387
#
388
# =========
389
# Test Status: TEST PASSED
390
# =========
391
#
392
# ** Note: $finish    : ../../verif/lib/tb_glbl.v(64)
393
#    Time: 157871 ns  Iteration: 0  Instance: /tb_top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.