OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [run/] [compile.modelsim] - Blame information for rev 74

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 59 dinesha
#!/bin/csh
2
 
3
if(! -e work) then
4
   vlib work
5
endif
6
 
7
vlog -work work +define+SFLASH_SPDUP \
8 74 dinesha
-sv \
9
+incdir+../defs \
10 71 dinesha
+incdir+../../rtl/defs \
11 74 dinesha
+incdir+../../rtl/8051 \
12
+incdir+../agents/spi \
13
+incdir+../agents/spi/st_m25p20a \
14
+incdir+../agents/ethernet \
15
+incdir+../lib \
16
+incdir+../testcase \
17
+incdir+../tb \
18 59 dinesha
-v ../../rtl/lib/registers.v \
19
-v ../../rtl/lib/stat_counter.v \
20
-v ../../rtl/lib/toggle_sync.v \
21
-v ../../rtl/lib/double_sync_low.v \
22
-v ../../rtl/lib/async_fifo.v  \
23
./time_scale.v \
24
../tb/tb_top.v \
25
../../verif/agents/ethernet/tb_eth_top.v \
26
../../verif/agents/ethernet/tb_mii.v \
27
../../verif/agents/ethernet/tb_rmii.v \
28
../../verif/agents/uart/uart_agent.v \
29
../../verif/agents/spi/atmel/AT45DBXXX_v2.0.3.v \
30
../../verif/agents/spi/st_m25p20a/acdc_check.v \
31
../../verif/agents/spi/st_m25p20a/internal_logic.v \
32
../../verif/agents/spi/st_m25p20a/memory_access.v \
33
../../verif/agents/spi/st_m25p20a/M25P20.v \
34
../../verif/model/oc8051_xram.v \
35
../../verif/model/oc8051_xrom.v \
36
../../rtl/core/core.v \
37
../../rtl/gmac/top/g_mac_top.v \
38
../../rtl/gmac/mac/dble_reg.v \
39
../../rtl/gmac/mac/g_tx_fsm.v \
40
../../rtl/gmac/mac/g_deferral.v \
41
../../rtl/gmac/mac/g_tx_top.v \
42
../../rtl/gmac/mac/g_rx_fsm.v \
43
../../rtl/gmac/mac/g_cfg_mgmt.v \
44
../../rtl/gmac/mac/s2f_sync.v \
45
../../rtl/gmac/mac/g_md_intf.v \
46
../../rtl/gmac/mac/g_deferral_rx.v \
47
../../rtl/gmac/mac/g_rx_top.v \
48
../../rtl/gmac/mac/g_mii_intf.v \
49
../../rtl/gmac/mac/g_mac_core.v \
50
../../rtl/gmac/ctrl/eth_parser.v \
51
../../rtl/gmac/crc32/g_rx_crc32.v \
52
../../rtl/gmac/crc32/g_tx_crc32.v \
53
../../rtl/lib/async_fifo.v \
54
../../rtl/lib/g_dpath_ctrl.v  \
55
../../rtl/spi/spi_core.v  \
56
../../rtl/spi/spi_ctl.v  \
57
../../rtl/spi/spi_if.v \
58
../../rtl/spi/spi_cfg.v \
59
../../rtl/uart/uart_rxfsm.v \
60
../../rtl/uart/uart_txfsm.v \
61
../../rtl/uart/uart_core.v  \
62
../../rtl/uart/uart_cfg.v  \
63
../../rtl/clkgen/clkgen.v  \
64
../../rtl/lib/clk_ctl.v  \
65
../../rtl/lib/wb_crossbar.v  \
66
../../rtl/lib/wb_rd_mem2mem.v \
67
../../rtl/lib/wb_wr_mem2mem.v \
68
../../rtl/8051/oc8051_top.v \
69
../../rtl/8051/oc8051_rom.v \
70
../../rtl/8051/oc8051_alu_src_sel.v \
71
../../rtl/8051/oc8051_alu.v \
72
../../rtl/8051/oc8051_decoder.v \
73
../../rtl/8051/oc8051_divide.v \
74
../../rtl/8051/oc8051_multiply.v \
75
../../rtl/8051/oc8051_memory_interface.v \
76
../../rtl/8051/oc8051_ram_top.v \
77
../../rtl/8051/oc8051_acc.v \
78
../../rtl/8051/oc8051_comp.v \
79
../../rtl/8051/oc8051_sp.v \
80
../../rtl/8051/oc8051_dptr.v \
81
../../rtl/8051/oc8051_cy_select.v \
82
../../rtl/8051/oc8051_psw.v \
83
../../rtl/8051/oc8051_indi_addr.v \
84
../../rtl/8051/oc8051_ports.v \
85
../../rtl/8051/oc8051_b_register.v \
86
../../rtl/8051/oc8051_uart.v \
87
../../rtl/8051/oc8051_int.v \
88
../../rtl/8051/oc8051_tc.v \
89
../../rtl/8051/oc8051_tc2.v \
90
../../rtl/8051/oc8051_sfr.v \
91
../../rtl/8051/oc8051_ram_256x8_two_bist.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.