OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [run/] [filelist_rtl.f] - Blame information for rev 76

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 76 dinesha
+incdir+../defs \
2
+incdir+../../rtl/defs \
3
+incdir+../../rtl/8051 \
4
+incdir+../lib \
5
-v ../../rtl/lib/registers.v \
6
-v ../../rtl/lib/stat_counter.v \
7
-v ../../rtl/lib/toggle_sync.v \
8
-v ../../rtl/lib/double_sync_low.v \
9
-v ../../rtl/lib/async_fifo.v  \
10
../../rtl/core/digital_core.v \
11
../../rtl/gmac/top/g_mac_top.v \
12
../../rtl/gmac/mac/dble_reg.v \
13
../../rtl/gmac/mac/g_tx_fsm.v \
14
../../rtl/gmac/mac/g_deferral.v \
15
../../rtl/gmac/mac/g_tx_top.v \
16
../../rtl/gmac/mac/g_rx_fsm.v \
17
../../rtl/gmac/mac/g_cfg_mgmt.v \
18
../../rtl/gmac/mac/s2f_sync.v \
19
../../rtl/gmac/mac/g_md_intf.v \
20
../../rtl/gmac/mac/g_deferral_rx.v \
21
../../rtl/gmac/mac/g_rx_top.v \
22
../../rtl/gmac/mac/g_mii_intf.v \
23
../../rtl/gmac/mac/g_mac_core.v \
24
../../rtl/gmac/ctrl/eth_parser.v \
25
../../rtl/gmac/crc32/g_rx_crc32.v \
26
../../rtl/gmac/crc32/g_tx_crc32.v \
27
../../rtl/lib/async_fifo.v \
28
../../rtl/lib/g_dpath_ctrl.v  \
29
../../rtl/spi/spi_core.v  \
30
../../rtl/spi/spi_ctl.v  \
31
../../rtl/spi/spi_if.v \
32
../../rtl/spi/spi_cfg.v \
33
../../rtl/uart/uart_rxfsm.v \
34
../../rtl/uart/uart_txfsm.v \
35
../../rtl/uart/uart_core.v  \
36
../../rtl/uart/uart_cfg.v  \
37
../../rtl/clkgen/clkgen.v  \
38
../../rtl/lib/clk_ctl.v  \
39
../../rtl/lib/wb_crossbar.v  \
40
../../rtl/lib/wb_rd_mem2mem.v \
41
../../rtl/lib/wb_wr_mem2mem.v \
42
../../rtl/8051/oc8051_top.v \
43
../../rtl/8051/oc8051_rom.v \
44
../../rtl/8051/oc8051_alu_src_sel.v \
45
../../rtl/8051/oc8051_alu.v \
46
../../rtl/8051/oc8051_decoder.v \
47
../../rtl/8051/oc8051_divide.v \
48
../../rtl/8051/oc8051_multiply.v \
49
../../rtl/8051/oc8051_memory_interface.v \
50
../../rtl/8051/oc8051_ram_top.v \
51
../../rtl/8051/oc8051_acc.v \
52
../../rtl/8051/oc8051_comp.v \
53
../../rtl/8051/oc8051_sp.v \
54
../../rtl/8051/oc8051_dptr.v \
55
../../rtl/8051/oc8051_cy_select.v \
56
../../rtl/8051/oc8051_psw.v \
57
../../rtl/8051/oc8051_indi_addr.v \
58
../../rtl/8051/oc8051_ports.v \
59
../../rtl/8051/oc8051_b_register.v \
60
../../rtl/8051/oc8051_uart.v \
61
../../rtl/8051/oc8051_int.v \
62
../../rtl/8051/oc8051_tc.v \
63
../../rtl/8051/oc8051_tc2.v \
64
../../rtl/8051/oc8051_sfr.v \
65
../../rtl/8051/oc8051_ram_256x8_two_bist.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.