OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [run/] [run_modelsim] - Blame information for rev 79

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 59 dinesha
#!/bin/csh -f
2
#
3
# test all programs with ethernet controler
4
#
5
 
6
set failedm = 0;
7
set failedi = 0;
8
set failedx = 0;
9
set all_testsm = 0;
10
set all_testsi = 0;
11
set all_testsx = 0;
12
 
13 79 dinesha
set misc_tests=(webserver gmac_test_1 gmac_test_2 uart_test_1 spi_test_1)
14 59 dinesha
#set misc_tests=( )
15
 
16
set risc_ext_tests=(fib divmul sort gcd cast xram)
17
 
18
set risc_int_tests=(fib divmul sort gcd cast xram)
19
 
20 64 dinesha
echo " Compiling with MODELSIM "
21 59 dinesha
 
22
./compile.modelsim | tee ../log/complie.log
23
 
24
 
25
if ($status != 0) then
26
  echo "#### Compile : FAILED"
27
  echo ""
28
  cat ../log/complie.log
29
  exit
30
else
31
  echo "#### Compile : PASSED"
32
endif
33
 
34
 
35
echo ""
36
echo "###########################################"
37
echo " Runing GMAC/SPI/UART test programs "
38
echo "###########################################"
39
 
40
set i = 0;
41
        echo "###########################################"
42
foreach misc_test ($misc_tests)
43
        @ i += 1;
44
        #echo ""
45
        echo "### Running test ${i}: ${misc_test}"
46
 
47
        vsim -do run.do -c tb_top +${misc_test} | tee  ../log/run.log
48
        if ($status != 0) then
49
          cat ../log/run.log
50
          exit
51
        else if (`tail ../log/run.log | grep PASSED` == "") then
52
          echo "### test ${i}: ${misc_test} --> FAILED"
53
          @ failedm += 1;
54
          @ all_testsm += 1;
55
        else
56
          echo "### test ${i}: ${misc_test} --> PASSED"
57
          @ all_testsm += 1;
58
        endif
59
 
60
        mv ../log/run.log ../log/${misc_test}.log
61
 
62
 
63
end
64
    echo "###########################################"
65
 
66
 
67
set i = 0;
68
echo ""
69
echo "###########################################"
70
echo "###  Test Logs                            "
71
foreach misc_test ($misc_tests)
72
          @ i += 1;
73
          echo "   test ${i}: ../log/${misc_test}.log"
74
 
75
end
76
    echo "###########################################"
77
 
78
echo ""
79
echo ""
80
echo "###########################################"
81
echo "### tesing 8051 programs from external rom"
82
echo "###########################################"
83
 
84
set i = 0;
85
        echo "###########################################"
86
foreach risc_ext_test ($risc_ext_tests)
87
        @ i += 1;
88
        #echo ""
89
 
90
        \cp ../testcase/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
91
        vsim -do run.do -c tb_top +EXTERNAL_ROM | tee  ../log/run.log
92
        if ($status != 0) then
93
          cat ../log/run.log
94
          exit
95
        else if (`tail ../log/run.log | grep Passed` == "") then
96
          echo "### test ${i}: ${risc_ext_test} --> FAILED"
97
          @ failedx += 1;
98
          @ all_testsx += 1;
99
        else
100
          echo "### test ${i}: ${risc_ext_test} --> PASSED"
101
          @ all_testsx += 1;
102
        endif
103 64 dinesha
        mv ../log/run.log ../log/ext_${risc_ext_test}.log
104 59 dinesha
 
105
end
106
        echo "###########################################"
107
 
108
 
109
echo ""
110
echo ""
111
echo "###########################################"
112
echo "### tesing 8051 programs from internal rom"
113
echo "###########################################"
114
 
115
set i = 0;
116
        echo "###########################################"
117
foreach risc_int_test ($risc_int_tests)
118
        @ i += 1;
119
        #echo ""
120
 
121
        \cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
122
        vsim -do run.do -c tb_top +INTERNAL_ROM | tee  ../log/run.log
123
        if ($status != 0) then
124
          cat ../log/run.log
125
          exit
126
        else if (`tail ../log/run.log | grep Passed` == "") then
127
          echo "### test ${i}: ${risc_int_test} --> FAILED"
128
          @ failedi += 1;
129
          @ all_testsi += 1;
130
        else
131
          echo "### test ${i}: ${risc_int_test} --> PASSED"
132
          @ all_testsi += 1;
133
        endif
134 64 dinesha
        mv ../log/run.log ../log/int_${risc_int_test}.log
135 59 dinesha
 
136
end
137
        echo "###########################################"
138
 
139
echo ""
140
echo "###########################################"
141
echo "###  Test Summary                          "
142
echo "### "
143
echo "### Failed $failedm of $all_testsm misc tests"
144
echo "### Failed $failedx of $all_testsx external rom tests"
145
echo "### Failed $failedi of $all_testsi internal rom tests"
146
echo "###########################################"
147
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.