OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [tb/] [tb_tasks.v] - Blame information for rev 15

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 dinesha
 
2
initial
3
begin
4
   reg_cs  = 0;
5
   reg_be  = 4'h0;
6
end
7
 
8
task cpu_read;
9
  input  [2:0] block_id; // 1/2/3 --> mac/spi/uart
10
  input  [15:0] address;
11
  output [31:0] read_data;
12
  begin
13
      @(posedge app_clk);
14
      if(block_id == 1) reg_id  = `ADDR_SPACE_MAC;
15
      if(block_id == 2) reg_id  = `ADDR_SPACE_SPI;
16
      if(block_id == 3) reg_id  = `ADDR_SPACE_UART;
17
      reg_cs = 1;
18
      reg_wr = 0;
19
      reg_be = 4'hF;
20
      reg_addr = address;
21
      @(posedge reg_ack);
22
       read_data = #1 reg_rdata;
23
      @(posedge app_clk);
24
          reg_cs  = 0;
25
      //$display ("Config-Read: Id: %h Addr = %h, Data = %h", block_id,address, read_data);
26
  end
27
endtask
28
 
29
task cpu_write;
30
  input  [2:0] block_id; // 1/2/3 --> mac/spi/uart 
31
  input  [15:0] address;
32
  input  [31:0] write_data;
33
  begin
34
      $display ("Config-Write: Id: %h Addr = %h, Cfg. Data = %h", block_id,address, write_data);
35
      @(posedge app_clk);
36
      if(block_id == 1) reg_id  = `ADDR_SPACE_MAC;
37
      if(block_id == 2) reg_id  = `ADDR_SPACE_SPI;
38
      if(block_id == 3) reg_id  = `ADDR_SPACE_UART;
39
      reg_cs = 1;
40
      reg_wr = 1;
41
      reg_be = 4'hF;
42
      reg_addr = address;
43
      reg_wdata = write_data;
44
      @(posedge reg_ack);
45
      reg_wr = 0;
46
      @(posedge app_clk);
47
      reg_cs  = 0;
48
  end
49
endtask
50
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.