| 1 |
7 |
dbrochart |
----------------------------------------------------------------------
|
| 2 |
|
|
---- ----
|
| 3 |
|
|
---- min4_synth.vhd ----
|
| 4 |
|
|
---- ----
|
| 5 |
|
|
---- This file is part of the turbo decoder IP core project ----
|
| 6 |
|
|
---- http://www.opencores.org/projects/turbocodes/ ----
|
| 7 |
|
|
---- ----
|
| 8 |
|
|
---- Author(s): ----
|
| 9 |
|
|
---- - David Brochart(dbrochart@opencores.org) ----
|
| 10 |
|
|
---- ----
|
| 11 |
|
|
---- All additional information is available in the README.txt ----
|
| 12 |
|
|
---- file. ----
|
| 13 |
|
|
---- ----
|
| 14 |
|
|
----------------------------------------------------------------------
|
| 15 |
|
|
---- ----
|
| 16 |
|
|
---- Copyright (C) 2005 Authors ----
|
| 17 |
|
|
---- ----
|
| 18 |
|
|
---- This source file may be used and distributed without ----
|
| 19 |
|
|
---- restriction provided that this copyright statement is not ----
|
| 20 |
|
|
---- removed from the file and that any derivative work contains ----
|
| 21 |
|
|
---- the original copyright notice and the associated disclaimer. ----
|
| 22 |
|
|
---- ----
|
| 23 |
|
|
---- This source file is free software; you can redistribute it ----
|
| 24 |
|
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
| 25 |
|
|
---- Public License as published by the Free Software Foundation; ----
|
| 26 |
|
|
---- either version 2.1 of the License, or (at your option) any ----
|
| 27 |
|
|
---- later version. ----
|
| 28 |
|
|
---- ----
|
| 29 |
|
|
---- This source is distributed in the hope that it will be ----
|
| 30 |
|
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
| 31 |
|
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
| 32 |
|
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
| 33 |
|
|
---- details. ----
|
| 34 |
|
|
---- ----
|
| 35 |
|
|
---- You should have received a copy of the GNU Lesser General ----
|
| 36 |
|
|
---- Public License along with this source; if not, download it ----
|
| 37 |
|
|
---- from http://www.opencores.org/lgpl.shtml ----
|
| 38 |
|
|
---- ----
|
| 39 |
|
|
----------------------------------------------------------------------
|
| 40 |
|
|
|
| 41 |
|
|
|
| 42 |
|
|
|
| 43 |
|
|
architecture synth of min4 is
|
| 44 |
|
|
signal res1_s : std_logic;
|
| 45 |
|
|
signal res2_s : std_logic;
|
| 46 |
|
|
signal op5 : std_logic_vector(ACC_DIST_WIDTH - 1 downto 0);
|
| 47 |
|
|
signal op6 : std_logic_vector(ACC_DIST_WIDTH - 1 downto 0);
|
| 48 |
|
|
begin
|
| 49 |
|
|
res1 <= res1_s;
|
| 50 |
|
|
res2 <= res2_s;
|
| 51 |
|
|
cmp2_i0 : cmp2 port map (
|
| 52 |
|
|
op1 => op1,
|
| 53 |
|
|
op2 => op2,
|
| 54 |
|
|
res => res1_s
|
| 55 |
|
|
);
|
| 56 |
|
|
cmp2_i1 : cmp2 port map (
|
| 57 |
|
|
op1 => op3,
|
| 58 |
|
|
op2 => op4,
|
| 59 |
|
|
res => res2_s
|
| 60 |
|
|
);
|
| 61 |
|
|
mux2_i0 : mux2 port map (
|
| 62 |
|
|
in1 => op1,
|
| 63 |
|
|
in2 => op2,
|
| 64 |
|
|
sel => res1_s,
|
| 65 |
|
|
outSel => op5
|
| 66 |
|
|
);
|
| 67 |
|
|
mux2_i1 : mux2 port map (
|
| 68 |
|
|
in1 => op3,
|
| 69 |
|
|
in2 => op4,
|
| 70 |
|
|
sel => res2_s,
|
| 71 |
|
|
outSel => op6
|
| 72 |
|
|
);
|
| 73 |
|
|
cmp2_i2 : cmp2 port map (
|
| 74 |
|
|
op1 => op5,
|
| 75 |
|
|
op2 => op6,
|
| 76 |
|
|
res => res3
|
| 77 |
|
|
);
|
| 78 |
|
|
end;
|
