URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [rtl/] [simple_gmii/] [simple_gmii.trg] - Blame information for rev 101




  
    Interrupt register, vector is set to "RST 8" instruction
  
  
  
  
  
  
  


Line No.	Rev	Author	Line
1	65	ghutchis
38
39
40			`Interrupt register, vector is set to "RST 8" instruction`
41
42
43
44
45
46
47
48