OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [sc_env/] [sc_env_top.cpp] - Blame information for rev 94

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 91 ghutchis
#include "systemc.h"
2 94 ghutchis
#include "systemperl.h"
3 91 ghutchis
#include "env_memory.h"
4 92 ghutchis
#include "tv_responder.h"
5 91 ghutchis
#include "Vtv80s.h"
6 94 ghutchis
#include "SpTraceVcd.h"
7 91 ghutchis
 
8
int sc_main(int argc, char *argv[])
9
{
10
        sc_clock clk("clk125", 8, SC_NS, 0.5, 0.0, SC_NS);
11
 
12
        sc_signal<bool> reset_n;
13
        sc_signal<bool> wait_n;
14
        sc_signal<bool> int_n;
15
        sc_signal<bool> nmi_n;
16
        sc_signal<bool> busrq_n;
17
        sc_signal<bool> m1_n;
18
        sc_signal<bool> mreq_n;
19
        sc_signal<bool> iorq_n;
20
        sc_signal<bool> rd_n;
21
        sc_signal<bool> wr_n;
22
        sc_signal<bool> rfsh_n;
23
        sc_signal<bool> halt_n;
24
        sc_signal<bool> busak_n;
25
        sc_signal<uint32_t>     di;
26 92 ghutchis
        sc_signal<uint32_t> di_mem;
27
        sc_signal<uint32_t> di_resp;
28 91 ghutchis
        sc_signal<uint32_t>     dout;
29
        sc_signal<uint32_t>     addr;
30
 
31
        Vtv80s tv80s ("tv80s");
32
        tv80s.A (addr);
33
        tv80s.reset_n (reset_n);
34
        tv80s.clk (clk);
35
        tv80s.wait_n (wait_n);
36
        tv80s.int_n (int_n);
37
        tv80s.nmi_n (nmi_n);
38
        tv80s.busrq_n (busrq_n);
39
        tv80s.m1_n (m1_n);
40
        tv80s.mreq_n (mreq_n);
41
        tv80s.iorq_n (iorq_n);
42
        tv80s.rd_n (rd_n);
43
        tv80s.wr_n (wr_n);
44
        tv80s.rfsh_n (rfsh_n);
45
        tv80s.halt_n (halt_n);
46
        tv80s.busak_n (busak_n);
47
        tv80s.di (di);
48
        tv80s.dout (dout);
49
 
50
    env_memory env_memory0("env_memory0");
51
    env_memory0.clk (clk);
52
    env_memory0.wr_data (dout);
53
    env_memory0.rd_data (di);
54
    env_memory0.mreq_n (mreq_n);
55
    env_memory0.rd_n (rd_n);
56
    env_memory0.wr_n (wr_n);
57
    env_memory0.addr (addr);
58 94 ghutchis
    env_memory0.reset_n (reset_n);
59 92 ghutchis
 
60
    tv_responder tv_resp0("tv_resp0");
61
    tv_resp0.clk (clk);
62
    tv_resp0.reset_n (reset_n);
63
    tv_resp0.wait_n (wait_n);
64
    tv_resp0.int_n (int_n);
65
    tv_resp0.nmi_n (nmi_n);
66
    tv_resp0.busak_n (busak_n);
67
    tv_resp0.busrq_n (busrq_n);
68
    tv_resp0.m1_n (m1_n);
69
    tv_resp0.mreq_n (mreq_n);
70
    tv_resp0.iorq_n (iorq_n);
71
    tv_resp0.rd_n (rd_n);
72
    tv_resp0.wr_n (wr_n);
73
    tv_resp0.addr (addr);
74
    tv_resp0.di_resp (di_resp);
75
    tv_resp0.dout (dout);
76
    tv_resp0.halt_n (halt_n);
77 91 ghutchis
 
78 92 ghutchis
    // create dumpfile
79 94 ghutchis
    /*
80 92 ghutchis
    sc_trace_file *trace_file;
81
    trace_file = sc_create_vcd_trace_file("sc_tv80_env");
82
    sc_trace (trace_file, clk, "clk");
83
    sc_trace (trace_file, reset_n, "reset_n");
84
    sc_trace (trace_file, wait_n, "wait_n");
85
    sc_trace (trace_file, int_n, "int_n");
86
    sc_trace (trace_file, nmi_n, "nmi_n");
87
    sc_trace (trace_file, busrq_n, "busrq_n");
88
    sc_trace (trace_file, m1_n, "m1_n");
89
    sc_trace (trace_file, mreq_n, "mreq_n");
90
    sc_trace (trace_file, iorq_n, "iorq_n");
91
    sc_trace (trace_file, rd_n, "rd_n");
92
    sc_trace (trace_file, wr_n, "wr_n");
93
    sc_trace (trace_file, halt_n, "halt_n");
94
    sc_trace (trace_file, busak_n, "busak_n");
95
    sc_trace (trace_file, di, "di");
96
    sc_trace (trace_file, dout, "dout");
97
    sc_trace (trace_file, addr, "addr");
98 94 ghutchis
 
99
    // Start Verilator traces
100
    Verilated::traceEverOn(true);
101
    SpTraceFile *tfp = new SpTraceFile;
102
    tv80s.trace (tfp, 99);
103
    tfp->open ("tv80.vcd");
104
    */
105 92 ghutchis
 
106 94 ghutchis
        // check for command line argument
107
        if (argc > 1) {
108
                env_memory0.load_ihex (argv[1]);
109
        }
110
 
111
        // set reset to 0 before sim start
112
        reset_n.write (0);
113 92 ghutchis
 
114 94 ghutchis
    sc_start();
115
    /*
116 92 ghutchis
    sc_close_vcd_trace_file (trace_file);
117 94 ghutchis
    tfp->close();
118
    */
119 92 ghutchis
 
120 94 ghutchis
 
121 91 ghutchis
    return 0;
122 92 ghutchis
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.