OpenCores
URL https://opencores.org/ocsvn/uart16750/uart16750/trunk

Subversion Repositories uart16750

[/] [uart16750/] [trunk/] [syn/] [Altera/] [CycloneII/] [UART16750.asm.rpt] - Blame information for rev 17

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 hasw
Assembler report for UART16750
2
Tue Feb 17 23:02:38 2009
3
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version
4
 
5
 
6
---------------------
7
; Table of Contents ;
8
---------------------
9
  1. Legal Notice
10
  2. Assembler Summary
11
  3. Assembler Settings
12
  4. Assembler Generated Files
13
  5. Assembler Device Options: R:/uart16750/syn/Altera/CycloneII/UART16750.sof
14
  6. Assembler Device Options: R:/uart16750/syn/Altera/CycloneII/UART16750.pof
15
  7. Assembler Messages
16
 
17
 
18
 
19
----------------
20
; Legal Notice ;
21
----------------
22
Copyright (C) 1991-2008 Altera Corporation
23
Your use of Altera Corporation's design tools, logic functions
24
and other software and tools, and its AMPP partner logic
25
functions, and any output files from any of the foregoing
26
(including device programming or simulation files), and any
27
associated documentation or information are expressly subject
28
to the terms and conditions of the Altera Program License
29
Subscription Agreement, Altera MegaCore Function License
30
Agreement, or other applicable license agreement, including,
31
without limitation, that your use is for the sole purpose of
32
programming logic devices manufactured by Altera and sold by
33
Altera or its authorized distributors.  Please refer to the
34
applicable agreement for further details.
35
 
36
 
37
 
38
+---------------------------------------------------------------+
39
; Assembler Summary                                             ;
40
+-----------------------+---------------------------------------+
41
; Assembler Status      ; Successful - Tue Feb 17 23:02:38 2009 ;
42
; Revision Name         ; UART16750                             ;
43
; Top-level Entity Name ; UART16750                             ;
44
; Family                ; Cyclone II                            ;
45
; Device                ; EP2C5F256C6                           ;
46
+-----------------------+---------------------------------------+
47
 
48
 
49
+--------------------------------------------------------------------------------------------------------+
50
; Assembler Settings                                                                                     ;
51
+-----------------------------------------------------------------------------+----------+---------------+
52
; Option                                                                      ; Setting  ; Default Value ;
53
+-----------------------------------------------------------------------------+----------+---------------+
54
; Use smart compilation                                                       ; Off      ; Off           ;
55
; Maximum processors allowed for parallel compilation                         ; 1        ; 1             ;
56
; Generate compressed bitstreams                                              ; On       ; On            ;
57
; Compression mode                                                            ; Off      ; Off           ;
58
; Clock source for configuration device                                       ; Internal ; Internal      ;
59
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
60
; Divide clock frequency by                                                   ; 1        ; 1             ;
61
; Auto user code                                                              ; Off      ; Off           ;
62
; Use configuration device                                                    ; On       ; On            ;
63
; Configuration device                                                        ; Auto     ; Auto          ;
64
; Configuration device auto user code                                         ; Off      ; Off           ;
65
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
66
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
67
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
68
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
69
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
70
; Release clears before tri-states                                            ; Off      ; Off           ;
71
; Auto-restart configuration after error                                      ; On       ; On            ;
72
; Maintain Compatibility with All Cyclone II M4K Versions                     ; On       ; On            ;
73
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
74
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
75
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
76
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
77
+-----------------------------------------------------------------------------+----------+---------------+
78
 
79
 
80
+-------------------------------------------------+
81
; Assembler Generated Files                       ;
82
+-------------------------------------------------+
83
; File Name                                       ;
84
+-------------------------------------------------+
85
; R:/uart16750/syn/Altera/CycloneII/UART16750.sof ;
86
; R:/uart16750/syn/Altera/CycloneII/UART16750.pof ;
87
+-------------------------------------------------+
88
 
89
 
90
+---------------------------------------------------------------------------+
91
; Assembler Device Options: R:/uart16750/syn/Altera/CycloneII/UART16750.sof ;
92
+----------------+----------------------------------------------------------+
93
; Option         ; Setting                                                  ;
94
+----------------+----------------------------------------------------------+
95
; Device         ; EP2C5F256C6                                              ;
96
; JTAG usercode  ; 0xFFFFFFFF                                               ;
97
; Checksum       ; 0x000BA009                                               ;
98
+----------------+----------------------------------------------------------+
99
 
100
 
101
+---------------------------------------------------------------------------+
102
; Assembler Device Options: R:/uart16750/syn/Altera/CycloneII/UART16750.pof ;
103
+--------------------+------------------------------------------------------+
104
; Option             ; Setting                                              ;
105
+--------------------+------------------------------------------------------+
106
; Device             ; EPCS4                                                ;
107
; JTAG usercode      ; 0x00000000                                           ;
108
; Checksum           ; 0x074AABDE                                           ;
109
; Compression Ratio  ; 2                                                    ;
110
+--------------------+------------------------------------------------------+
111
 
112
 
113
+--------------------+
114
; Assembler Messages ;
115
+--------------------+
116
Info: *******************************************************************
117
Info: Running Quartus II Assembler
118
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
119
    Info: Processing started: Tue Feb 17 23:02:37 2009
120
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off UART16750 -c UART16750
121
Info: Writing out detailed assembly data for power analysis
122
Info: Assembler is generating device programming files
123
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
124
    Info: Peak virtual memory: 146 megabytes
125
    Info: Processing ended: Tue Feb 17 23:02:38 2009
126
    Info: Elapsed time: 00:00:01
127
    Info: Total CPU time (on all processors): 00:00:01
128
 
129
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.