URL
https://opencores.org/ocsvn/uart_block/uart_block/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
40 |
leonardoar |
\section{I\-N\-T\-E\-R\-C\-O\-N\-\_\-\-P2\-P Entity Reference}
|
2 |
|
|
\label{class_i_n_t_e_r_c_o_n___p2_p}\index{I\-N\-T\-E\-R\-C\-O\-N\-\_\-\-P2\-P@{I\-N\-T\-E\-R\-C\-O\-N\-\_\-\-P2\-P}}
|
3 |
|
|
Inheritance diagram for I\-N\-T\-E\-R\-C\-O\-N\-\_\-\-P2\-P\-:\begin{figure}[H]
|
4 |
|
|
\begin{center}
|
5 |
|
|
\leavevmode
|
6 |
|
|
\includegraphics[height=2.000000cm]{class_i_n_t_e_r_c_o_n___p2_p}
|
7 |
|
|
\end{center}
|
8 |
|
|
\end{figure}
|
9 |
|
|
\subsection*{Entities}
|
10 |
|
|
\begin{DoxyCompactItemize}
|
11 |
|
|
\item
|
12 |
|
|
{\bf Behavioral} architecture
|
13 |
|
|
\begin{DoxyCompactList}\small\item\em Declaring the components (\doxyref{S\-Y\-C0001a}{p.}{class_s_y_c0001a}, \doxyref{S\-E\-R\-I\-A\-L\-M\-A\-S\-T\-E\-R}{p.}{class_s_e_r_i_a_l_m_a_s_t_e_r}, \doxyref{uart\-\_\-wishbone\-\_\-slave}{p.}{classuart__wishbone__slave}) \end{DoxyCompactList}\end{DoxyCompactItemize}
|
14 |
|
|
\\*
|
15 |
|
|
\\*
|
16 |
|
|
\subsection*{Ports}
|
17 |
|
|
\begin{DoxyCompactItemize}
|
18 |
|
|
\item
|
19 |
|
|
{\bf E\-X\-T\-C\-L\-K} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{class_i_n_t_e_r_c_o_n___p2_p_a52c9d972a934ffbc684ebe89eaebc249}
|
20 |
|
|
|
21 |
|
|
\item
|
22 |
|
|
{\bf E\-X\-T\-R\-S\-T} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{class_i_n_t_e_r_c_o_n___p2_p_a33ece8b841ac0e22560e1a21bb4e2ae3}
|
23 |
|
|
|
24 |
|
|
\item
|
25 |
|
|
{\bf byte\-\_\-out} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector ( 7 downto 0 ) } \label{class_i_n_t_e_r_c_o_n___p2_p_a7d4e95b2637aee079d762a74576e427e}
|
26 |
|
|
|
27 |
|
|
\item
|
28 |
|
|
{\bf data\-\_\-avaible} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic } \label{class_i_n_t_e_r_c_o_n___p2_p_a4940fdbc17572d58f6d5f39262d87860}
|
29 |
|
|
|
30 |
|
|
\item
|
31 |
|
|
{\bf tx} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic } \label{class_i_n_t_e_r_c_o_n___p2_p_a4d3ff9c8c02607bf82d11df2a14b7c6c}
|
32 |
|
|
|
33 |
|
|
\item
|
34 |
|
|
{\bf rx} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{class_i_n_t_e_r_c_o_n___p2_p_a76220fbd0420736f6e8d0e129e87184a}
|
35 |
|
|
|
36 |
|
|
\end{DoxyCompactItemize}
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
\subsection{Detailed Description}
|
40 |
|
|
|
41 |
|
|
|
42 |
|
|
Definition at line 7 of file I\-N\-T\-E\-R\-C\-O\-N\-\_\-\-P2\-P.\-vhd.
|
43 |
|
|
|
44 |
|
|
|
45 |
|
|
|
46 |
|
|
The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
|
47 |
|
|
\item
|
48 |
|
|
E\-:/uart\-\_\-block/hdl/ise\-Project/{\bf I\-N\-T\-E\-R\-C\-O\-N\-\_\-\-P2\-P.\-vhd}\end{DoxyCompactItemize}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.