URL
https://opencores.org/ocsvn/uart_block/uart_block/trunk
[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [class_s_e_r_i_a_l_m_a_s_t_e_r_1_1_behavioral.tex] - Blame information for rev 40
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
40 |
leonardoar |
\section{Behavioral Architecture Reference}
|
2 |
|
|
\label{class_s_e_r_i_a_l_m_a_s_t_e_r_1_1_behavioral}\index{Behavioral@{Behavioral}}
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
Test the \doxyref{uart\-\_\-wishbone\-\_\-slave}{p.}{classuart__wishbone__slave}.
|
6 |
|
|
|
7 |
|
|
|
8 |
|
|
\\*
|
9 |
|
|
\\*
|
10 |
|
|
\subsection*{Processes}
|
11 |
|
|
\begin{DoxyCompactItemize}
|
12 |
|
|
\item
|
13 |
|
|
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-7}{\bfseries ( {\bfseries {\bfseries {\bf C\-L\-K\-\_\-\-I}} } )}\label{class_s_e_r_i_a_l_m_a_s_t_e_r_1_1_behavioral_aa6db400a2d460445145945af534867df}
|
14 |
|
|
|
15 |
|
|
\end{DoxyCompactItemize}
|
16 |
|
|
\subsection*{Signals}
|
17 |
|
|
\begin{DoxyCompactItemize}
|
18 |
|
|
\item
|
19 |
|
|
{\bf master\-Serial\-States} {\bfseries test\-Master } \label{class_s_e_r_i_a_l_m_a_s_t_e_r_1_1_behavioral_ae7a9dc23121341b82d03b68b5b11246f}
|
20 |
|
|
|
21 |
|
|
\item
|
22 |
|
|
{\bf byte\-Income} {\bfseries std\-\_\-logic\-\_\-vector ( 7 downto 0 ) } \label{class_s_e_r_i_a_l_m_a_s_t_e_r_1_1_behavioral_a42fd84b132e4a72e25c737c69a6faefc}
|
23 |
|
|
|
24 |
|
|
\end{DoxyCompactItemize}
|
25 |
|
|
|
26 |
|
|
|
27 |
|
|
\subsection{Detailed Description}
|
28 |
|
|
Test the \doxyref{uart\-\_\-wishbone\-\_\-slave}{p.}{classuart__wishbone__slave}.
|
29 |
|
|
|
30 |
|
|
Configure the core then, send the received data back to the P\-C
|
31 |
|
|
|
32 |
|
|
Definition at line 33 of file S\-E\-R\-I\-A\-L\-M\-A\-S\-T\-E\-R.\-vhd.
|
33 |
|
|
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
|
37 |
|
|
\item
|
38 |
|
|
E\-:/uart\-\_\-block/hdl/ise\-Project/{\bf S\-E\-R\-I\-A\-L\-M\-A\-S\-T\-E\-R.\-vhd}\end{DoxyCompactItemize}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.