OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [classtest_uart__control_1_1behavior.tex] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 leonardoar 
\section{behavior Architecture Reference}
2 
\label{classtest_uart__control_1_1behavior}\index{behavior@{behavior}}
3 
\\*
4 
\\*
5 
\subsection*{Processes}
6 
 \begin{DoxyCompactItemize}
7 
\item
8 
{\bf clk\-\_\-process}{\bfseries  (  )}\label{classtest_uart__control_1_1behavior_ac5bb218131b813f7908ec89476b31fca}
9 
 
10 
\item
11 
{\bf stim\-\_\-proc}{\bfseries  (  )}\label{classtest_uart__control_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}
12 
 
13 
\end{DoxyCompactItemize}
14 
\subsection*{Components}
15 
 \begin{DoxyCompactItemize}
16 
\item
17 
{\bf uart\-\_\-control}  {\bfseries }
18 
\begin{DoxyCompactList}\small\item\em Global reset. \end{DoxyCompactList}\end{DoxyCompactItemize}
19 
\subsection*{Constants}
20 
 \begin{DoxyCompactItemize}
21 
\item
22 
{\bf clk\-\_\-period} {\bfseries time  \-:=  20  ns } \label{classtest_uart__control_1_1behavior_a732bfb9cc259526701d9009e857e3634}
23 
 
24 
\end{DoxyCompactItemize}
25 
\subsection*{Signals}
26 
 \begin{DoxyCompactItemize}
27 
\item
28 
{\bf rst} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__control_1_1behavior_a3366a143573fb930480d87caf161678a}
29 
 
30 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
31 
{\bf clk} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__control_1_1behavior_a80022b7325ee7ece0351f096c061915c}
32 
 
33 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
34 
{\bf W\-E} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__control_1_1behavior_a9908e5282e8d97753f43518d9cb826cd}
35 
 
36 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
37 
{\bf reg\-\_\-addr} {\bfseries std\-\_\-logic\-\_\-vector (   1    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \label{classtest_uart__control_1_1behavior_a2617c016d93a2d14227b30d854f9e883}
38 
 
39 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
40 
{\bf start} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__control_1_1behavior_a3fcca4de2b35414fb663ee97c53ee658}
41 
 
42 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
43 
{\bf D\-A\-T\-\_\-\-I} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \label{classtest_uart__control_1_1behavior_ac02e98da1e86d92785f262e5c1ca0a94}
44 
 
45 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
46 
{\bf data\-\_\-byte\-\_\-rx} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \label{classtest_uart__control_1_1behavior_a2542843dc0c2f045329ede0cd8b0f29d}
47 
 
48 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
49 
{\bf tx\-\_\-data\-\_\-sent} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__control_1_1behavior_ac165676e87cdd92109480bfa6d5cc444}
50 
 
51 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
52 
{\bf rx\-\_\-data\-\_\-ready} {\bfseries std\-\_\-logic  \-:= '  0  ' } \label{classtest_uart__control_1_1behavior_a5a02d4c51339f0711500faf0a9f9456c}
53 
 
54 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
55 
{\bf done} {\bfseries std\-\_\-logic } \label{classtest_uart__control_1_1behavior_af7e573dd5f4448685159c1050d974a92}
56 
 
57 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
58 
{\bf tx\-\_\-start} {\bfseries std\-\_\-logic } \label{classtest_uart__control_1_1behavior_acb24fd5efec09c4d3e95c15786f7c71d}
59 
 
60 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
61 
{\bf rst\-\_\-comm\-\_\-blocks} {\bfseries std\-\_\-logic } \label{classtest_uart__control_1_1behavior_a21b571630e861153c8507061cc4d9b8c}
62 
 
63 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
64 
{\bf D\-A\-T\-\_\-\-O} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classtest_uart__control_1_1behavior_a5894aac3d2f33bfa9c8079569ae53665}
65 
 
66 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
67 
{\bf baud\-\_\-wait} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classtest_uart__control_1_1behavior_ae0c629e5bf429d5f1972891f357521b1}
68 
 
69 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\item
70 
{\bf data\-\_\-byte\-\_\-tx} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  ) } \label{classtest_uart__control_1_1behavior_a9eee909c85ebe364cc76261f89cb4e3e}
71 
 
72 
\begin{DoxyCompactList}\small\item\em Signal to connect with U\-U\-T. \end{DoxyCompactList}\end{DoxyCompactItemize}
73 
\subsection*{Instantiations}
74 
 \begin{DoxyCompactItemize}
75 
\item
76 
{\bf uut}  {\bfseries uart\-\_\-control}   \label{classtest_uart__control_1_1behavior_a1619316ad715601eb5d3559db829ac05}
77 
 
78 
\begin{DoxyCompactList}\small\item\em Instantiate the Unit Under Test (U\-U\-T) \end{DoxyCompactList}\end{DoxyCompactItemize}
79 
 
80 
 
81 
\subsection{Detailed Description}
82 
 
83 
 
84 
Definition at line 13 of file test\-Uart\-\_\-control.\-vhd.
85 
 
86 
 
87 
 
88 
\subsection{Member Data Documentation}
89 
\index{test\-Uart\-\_\-control\-::behavior@{test\-Uart\-\_\-control\-::behavior}!uart\-\_\-control@{uart\-\_\-control}}
90 
\index{uart\-\_\-control@{uart\-\_\-control}!testUart_control::behavior@{test\-Uart\-\_\-control\-::behavior}}
91 
\subsubsection[{uart\-\_\-control}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uart\-\_\-control} {\bfseries  } \hspace{0.3cm}{\ttfamily  [Component]}}\label{classtest_uart__control_1_1behavior_a7a7412e3b159b0289f620fa9ce2773b4}
92 
 
93 
 
94 
Global reset.
95 
 
96 
Global clock Write enable Register address Start (Strobe) Done (A\-C\-K) Data Input (Wishbone) Data output (Wishbone) Signal to control the baud rate frequency 1 Byte to be send to \doxyref{serial\-\_\-transmitter}{p.}{classserial__transmitter} 1 Byte to be received by \doxyref{serial\-\_\-receiver}{p.}{classserial__receiver} Signal comming from \doxyref{serial\-\_\-transmitter}{p.}{classserial__transmitter} Signal to start sending serial data... Reset Communication blocks
97 
 
98 
Definition at line 17 of file test\-Uart\-\_\-control.\-vhd.
99 
 
100 
 
101 
 
102 
The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
103 
\item
104 
E\-:/uart\-\_\-block/hdl/ise\-Project/test\-Uart\-\_\-control.\-vhd\end{DoxyCompactItemize}

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.