| 1 |
40 |
leonardoar |
\section{uart\-\_\-control Entity Reference}
|
| 2 |
|
|
\label{classuart__control}\index{uart\-\_\-control@{uart\-\_\-control}}
|
| 3 |
|
|
Inheritance diagram for uart\-\_\-control\-:\begin{figure}[H]
|
| 4 |
|
|
\begin{center}
|
| 5 |
|
|
\leavevmode
|
| 6 |
|
|
\includegraphics[height=2.000000cm]{classuart__control}
|
| 7 |
|
|
\end{center}
|
| 8 |
|
|
\end{figure}
|
| 9 |
|
|
\subsection*{Entities}
|
| 10 |
|
|
\begin{DoxyCompactItemize}
|
| 11 |
|
|
\item
|
| 12 |
|
|
{\bf Behavioral} architecture
|
| 13 |
|
|
\begin{DoxyCompactList}\small\item\em Uart control unit. \end{DoxyCompactList}\end{DoxyCompactItemize}
|
| 14 |
|
|
\\*
|
| 15 |
|
|
\\*
|
| 16 |
|
|
\subsection*{Use Clauses}
|
| 17 |
|
|
\begin{DoxyCompactItemize}
|
| 18 |
|
|
\item
|
| 19 |
|
|
{\bf pkg\-Definitions} \label{classuart__control_ac442dca664056131bdaf5c92e4351e01}
|
| 20 |
|
|
|
| 21 |
|
|
\begin{DoxyCompactList}\small\item\em Use C\-P\-U Definitions package. \end{DoxyCompactList}\end{DoxyCompactItemize}
|
| 22 |
|
|
\subsection*{Ports}
|
| 23 |
|
|
\begin{DoxyCompactItemize}
|
| 24 |
|
|
\item
|
| 25 |
|
|
{\bf rst} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{classuart__control_a9d3a5df2e98b99b950613d125404f7e7}
|
| 26 |
|
|
|
| 27 |
|
|
\begin{DoxyCompactList}\small\item\em Global reset. \end{DoxyCompactList}\item
|
| 28 |
|
|
{\bf clk} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{classuart__control_aaa012193baea07aae07ac241afc38d4e}
|
| 29 |
|
|
|
| 30 |
|
|
\begin{DoxyCompactList}\small\item\em Global clock. \end{DoxyCompactList}\item
|
| 31 |
|
|
{\bf W\-E} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{classuart__control_a5d0f1fd17d4ada84491cbbcdff7bd59c}
|
| 32 |
|
|
|
| 33 |
|
|
\begin{DoxyCompactList}\small\item\em Write enable. \end{DoxyCompactList}\item
|
| 34 |
|
|
{\bf reg\-\_\-addr} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector ( 1 downto 0 ) } \label{classuart__control_a26488fd3af03df7e52e89685254581d9}
|
| 35 |
|
|
|
| 36 |
|
|
\begin{DoxyCompactList}\small\item\em Register address. \end{DoxyCompactList}\item
|
| 37 |
|
|
{\bf start} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{classuart__control_ae66e1f3b5a7b302a165fd87d2ebf8008}
|
| 38 |
|
|
|
| 39 |
|
|
\begin{DoxyCompactList}\small\item\em Start (Strobe) \end{DoxyCompactList}\item
|
| 40 |
|
|
{\bf done} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic } \label{classuart__control_a4772fc34e10751f941e00c7f532d3a51}
|
| 41 |
|
|
|
| 42 |
|
|
\begin{DoxyCompactList}\small\item\em Done (A\-C\-K) \end{DoxyCompactList}\item
|
| 43 |
|
|
{\bf D\-A\-T\-\_\-\-I} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector ( ( n\-Bits\-Large -\/ 1 ) downto 0 ) } \label{classuart__control_a6a4e14f575e5b97e6af7829108a9cdb6}
|
| 44 |
|
|
|
| 45 |
|
|
\begin{DoxyCompactList}\small\item\em Data Input (Wishbone) \end{DoxyCompactList}\item
|
| 46 |
|
|
{\bf D\-A\-T\-\_\-\-O} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector ( ( n\-Bits\-Large -\/ 1 ) downto 0 ) } \label{classuart__control_aa0441f210e0ee245a9ee654ee0ecb105}
|
| 47 |
|
|
|
| 48 |
|
|
\begin{DoxyCompactList}\small\item\em Data output (Wishbone) \end{DoxyCompactList}\item
|
| 49 |
|
|
{\bf baud\-\_\-wait} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector ( ( n\-Bits\-Large -\/ 1 ) downto 0 ) } \label{classuart__control_ad78e0a527c5f5c8c3ffa83c438b6f61f}
|
| 50 |
|
|
|
| 51 |
|
|
\begin{DoxyCompactList}\small\item\em Signal to control the baud rate frequency. \end{DoxyCompactList}\item
|
| 52 |
|
|
{\bf data\-\_\-byte\-\_\-tx} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector ( ( n\-Bits -\/ 1 ) downto 0 ) } \label{classuart__control_af5fbd616289aa28ef674937c72548374}
|
| 53 |
|
|
|
| 54 |
|
|
\begin{DoxyCompactList}\small\item\em 1 Byte to be send to \doxyref{serial\-\_\-transmitter}{p.}{classserial__transmitter} \end{DoxyCompactList}\item
|
| 55 |
|
|
{\bf data\-\_\-byte\-\_\-rx} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector ( ( n\-Bits -\/ 1 ) downto 0 ) } \label{classuart__control_a938ea181dcf736513f3743dcf22dbf85}
|
| 56 |
|
|
|
| 57 |
|
|
\begin{DoxyCompactList}\small\item\em 1 Byte to be received by \doxyref{serial\-\_\-receiver}{p.}{classserial__receiver} \end{DoxyCompactList}\item
|
| 58 |
|
|
{\bf tx\-\_\-data\-\_\-sent} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{classuart__control_af90e032a76aef85021ee288bbec12e11}
|
| 59 |
|
|
|
| 60 |
|
|
\begin{DoxyCompactList}\small\item\em Signal comming from \doxyref{serial\-\_\-transmitter}{p.}{classserial__transmitter}. \end{DoxyCompactList}\item
|
| 61 |
|
|
{\bf tx\-\_\-start} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic } \label{classuart__control_ac8df6578912d098bdb9f21cb0509fb63}
|
| 62 |
|
|
|
| 63 |
|
|
\begin{DoxyCompactList}\small\item\em Signal to start sending serial data... \end{DoxyCompactList}\item
|
| 64 |
|
|
{\bf rst\-\_\-comm\-\_\-blocks} {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic } \label{classuart__control_a665e6854e6570b00bd7d35db2049f54f}
|
| 65 |
|
|
|
| 66 |
|
|
\begin{DoxyCompactList}\small\item\em Reset Communication blocks. \end{DoxyCompactList}\item
|
| 67 |
|
|
{\bf rx\-\_\-data\-\_\-ready} {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } \label{classuart__control_a0f38cbc4316d4bba03252027fe0fabc7}
|
| 68 |
|
|
|
| 69 |
|
|
\begin{DoxyCompactList}\small\item\em Signal comming from \doxyref{serial\-\_\-receiver}{p.}{classserial__receiver}. \end{DoxyCompactList}\end{DoxyCompactItemize}
|
| 70 |
|
|
|
| 71 |
|
|
|
| 72 |
|
|
\subsection{Detailed Description}
|
| 73 |
|
|
|
| 74 |
|
|
|
| 75 |
|
|
Definition at line 11 of file uart\-\_\-control.\-vhd.
|
| 76 |
|
|
|
| 77 |
|
|
|
| 78 |
|
|
|
| 79 |
|
|
The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
|
| 80 |
|
|
\item
|
| 81 |
|
|
E\-:/uart\-\_\-block/hdl/ise\-Project/{\bf uart\-\_\-control.\-vhd}\end{DoxyCompactItemize}
|
