OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [refman.tex] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 leonardoar
\documentclass{book}
2
\usepackage[a4paper,top=2.5cm,bottom=2.5cm,left=2.5cm,right=2.5cm]{geometry}
3
\usepackage{makeidx}
4
\usepackage{natbib}
5
\usepackage{graphicx}
6
\usepackage{multicol}
7
\usepackage{float}
8
\usepackage{listings}
9
\usepackage{color}
10
\usepackage{ifthen}
11
\usepackage[table]{xcolor}
12
\usepackage{textcomp}
13
\usepackage{alltt}
14
\usepackage[utf8]{inputenc}
15
\usepackage{mathptmx}
16
\usepackage[scaled=.90]{helvet}
17
\usepackage{courier}
18
\usepackage{sectsty}
19
\usepackage[titles]{tocloft}
20
\usepackage{doxygen}
21
\lstset{language=C++,inputencoding=utf8,basicstyle=\footnotesize,breaklines=true,breakatwhitespace=true,tabsize=8,numbers=left }
22
\makeindex
23
\setcounter{tocdepth}{3}
24
\renewcommand{\footrulewidth}{0.4pt}
25
\renewcommand{\familydefault}{\sfdefault}
26
\hfuzz=15pt
27
\setlength{\emergencystretch}{15pt}
28
\hbadness=750
29
\tolerance=750
30
\begin{document}
31
\begin{titlepage}
32
\vspace*{7cm}
33
\begin{center}
34
{\Large Uart wishbone slave Documentation }\\
35
\vspace*{1cm}
36
{\large Generated by Doxygen 1.8.0}\\
37
\vspace*{0.5cm}
38
{\small Sat May 12 2012 22:28:09}\\
39
\end{center}
40
\end{titlepage}
41
\clearemptydoublepage
42
\pagenumbering{roman}
43
\tableofcontents
44
\clearemptydoublepage
45
\pagenumbering{arabic}
46
\chapter{Main Page}
47
\label{index}\input{index}
48
\chapter{Namespace Index}
49
\input{namespaces}
50
\chapter{Design Unit Index}
51
\input{hierarchy}
52
\chapter{Design Unit Index}
53
\input{annotated}
54
\chapter{File Index}
55
\input{files}
56
\chapter{Namespace Documentation}
57
\input{namespacepkg_definitions}
58
\chapter{Class Documentation}
59
\input{class__pkg_definitions}
60
\input{classbaud__generator}
61
\input{classtest_baud__generator_1_1behavior}
62
\input{classtest_uart__control_1_1behavior}
63
\input{classtest_uart__wishbone__slave_1_1behavior}
64
\input{classtest_divisor_1_1behavior}
65
\input{classtest_serial__receiver_1_1behavior}
66
\input{classtest_serial__transmitter_1_1behavior}
67
\input{classtest_uart__communication__block_1_1behavior}
68
\input{classserial__transmitter_1_1_behavioral}
69
\input{class_s_e_r_i_a_l_m_a_s_t_e_r_1_1_behavioral}
70
\input{classuart__communication__blocks_1_1_behavioral}
71
\input{classuart__control_1_1_behavioral}
72
\input{classdivisor_1_1_behavioral}
73
\input{classuart__wishbone__slave_1_1_behavioral}
74
\input{class_i_n_t_e_r_c_o_n___p2_p_1_1_behavioral}
75
\input{classbaud__generator_1_1_behavioral}
76
\input{classserial__receiver_1_1_behavioral}
77
\input{classdivisor}
78
\input{classicon__pro}
79
\input{classicon__pro_1_1icon__pro__a}
80
\input{classila__pro__0}
81
\input{classila__pro__0_1_1ila__pro__0__a}
82
\input{class_i_n_t_e_r_c_o_n___p2_p}
83
\input{classserial__receiver}
84
\input{classserial__transmitter}
85
\input{class_s_e_r_i_a_l_m_a_s_t_e_r}
86
\input{class_s_y_c0001a}
87
\input{class_s_y_c0001a_1_1_s_y_c0001a1}
88
\input{classtest_baud__generator}
89
\input{classtest_divisor}
90
\input{classtest_serial__receiver}
91
\input{classtest_serial__transmitter}
92
\input{classtest_uart__communication__block}
93
\input{classtest_uart__control}
94
\input{classtest_uart__wishbone__slave}
95
\input{classuart__communication__blocks}
96
\input{classuart__control}
97
\input{classuart__wishbone__slave}
98
\chapter{File Documentation}
99
\input{baud__generator_8vhd}
100
\input{divisor_8vhd}
101
\input{_i_n_t_e_r_c_o_n___p2_p_8vhd}
102
\input{pkg_definitions_8vhd}
103
\input{serial__receiver_8vhd}
104
\input{serial__transmitter_8vhd}
105
\input{_s_e_r_i_a_l_m_a_s_t_e_r_8vhd}
106
\input{_s_y_c0001a_8vhd}
107
\input{test_baud__generator_8vhd}
108
\input{test_divisor_8vhd}
109
\input{test_serial__receiver_8vhd}
110
\input{test_serial__transmitter_8vhd}
111
\input{test_uart__communication__block_8vhd}
112
\input{uart__communication__blocks_8vhd}
113
\input{uart__control_8vhd}
114
\input{uart__wishbone__slave_8vhd}
115
\printindex
116
\end{document}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.