OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [Sim_ConfigTransmitter.wcfg] - Blame information for rev 35

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 35 leonardoar
2
3
   
4
   
5
   
6
      
7
         
8
            
9
            
10
            
11
         
12
      
13
   
14
   
15
   
16
      rst
17
      rst
18
   
19
   
20
      baudclk
21
      baudclk
22
   
23
   
24
      data_byte[7:0]
25
      data_byte[7:0]
26
   
27
   
28
      data_sent
29
      data_sent
30
   
31
   
32
      serial_out
33
      serial_out
34
   
35

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.