| 1 |
6 |
leonardoar |
|
| 2 |
|
|
|
| 7 |
2 |
leonardoar |
|
| 8 |
16 |
leonardoar |
"/home/laraujo/work/uart_block/hdl/iseProject/uart_control.vhd" line 53: Unconnected output port 'reminder' of component 'divisor'.
|
| 9 |
|
|
|
| 10 |
|
|
|
| 11 |
|
|
The FF/Latch <cycle_wait_oversample_24> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_25> <half_cycle0_23>
|
| 12 |
|
|
|
| 13 |
|
|
|
| 14 |
|
|
The FF/Latch <cycle_wait_oversample_7> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_8> <half_cycle0_6>
|
| 15 |
|
|
|
| 16 |
|
|
|
| 17 |
|
|
The FF/Latch <cycle_wait_oversample_19> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_20> <half_cycle0_18>
|
| 18 |
|
|
|
| 19 |
|
|
|
| 20 |
|
|
The FF/Latch <cycle_wait_oversample_20> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_21> <half_cycle0_19>
|
| 21 |
|
|
|
| 22 |
|
|
|
| 23 |
|
|
The FF/Latch <cycle_wait_oversample_15> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_16> <half_cycle0_14>
|
| 24 |
|
|
|
| 25 |
|
|
|
| 26 |
|
|
The FF/Latch <cycle_wait_oversample_0> in Unit <uBaudGen> is equivalent to the following FF/Latch, which will be removed : <half_cycle_1>
|
| 27 |
|
|
|
| 28 |
|
|
|
| 29 |
|
|
The FF/Latch <cycle_wait_oversample_29> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_30> <half_cycle0_28>
|
| 30 |
|
|
|
| 31 |
|
|
|
| 32 |
|
|
The FF/Latch <cycle_wait_oversample_3> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_4> <half_cycle0_2>
|
| 33 |
|
|
|
| 34 |
|
|
|
| 35 |
|
|
The FF/Latch <cycle_wait_oversample_27> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_28> <half_cycle0_26>
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
The FF/Latch <cycle_wait_oversample_23> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_24> <half_cycle0_22>
|
| 39 |
|
|
|
| 40 |
|
|
|
| 41 |
|
|
The FF/Latch <cycle_wait_oversample_8> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_9> <half_cycle0_7>
|
| 42 |
|
|
|
| 43 |
|
|
|
| 44 |
|
|
The FF/Latch <cycle_wait_oversample_5> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_6> <half_cycle0_4>
|
| 45 |
|
|
|
| 46 |
|
|
|
| 47 |
|
|
The FF/Latch <cycle_wait_oversample_18> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_19> <half_cycle0_17>
|
| 48 |
|
|
|
| 49 |
|
|
|
| 50 |
|
|
The FF/Latch <cycle_wait_oversample_14> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_15> <half_cycle0_13>
|
| 51 |
|
|
|
| 52 |
|
|
|
| 53 |
|
|
The FF/Latch <cycle_wait_oversample_28> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_29> <half_cycle0_27>
|
| 54 |
|
|
|
| 55 |
|
|
|
| 56 |
|
|
The FF/Latch <cycle_wait_oversample_26> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_27> <half_cycle0_25>
|
| 57 |
|
|
|
| 58 |
|
|
|
| 59 |
|
|
The FF/Latch <cycle_wait_oversample_1> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_2> <half_cycle0_0>
|
| 60 |
|
|
|
| 61 |
|
|
|
| 62 |
|
|
The FF/Latch <cycle_wait_oversample_22> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_23> <half_cycle0_21>
|
| 63 |
|
|
|
| 64 |
|
|
|
| 65 |
|
|
The FF/Latch <cycle_wait_oversample_17> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_18> <half_cycle0_16>
|
| 66 |
|
|
|
| 67 |
|
|
|
| 68 |
|
|
The FF/Latch <cycle_wait_oversample_31> in Unit <uBaudGen> is equivalent to the following 5 FFs/Latches, which will be removed : <cycle_wait_oversample_30> <half_cycle_31> <half_cycle0_31> <half_cycle0_30> <half_cycle0_29>
|
| 69 |
|
|
|
| 70 |
|
|
|
| 71 |
|
|
The FF/Latch <cycle_wait_oversample_13> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_14> <half_cycle0_12>
|
| 72 |
|
|
|
| 73 |
|
|
|
| 74 |
|
|
The FF/Latch <cycle_wait_oversample_9> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_10> <half_cycle0_8>
|
| 75 |
|
|
|
| 76 |
|
|
|
| 77 |
|
|
The FF/Latch <cycle_wait_oversample_6> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_7> <half_cycle0_5>
|
| 78 |
|
|
|
| 79 |
|
|
|
| 80 |
|
|
The FF/Latch <cycle_wait_oversample_11> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_12> <half_cycle0_10>
|
| 81 |
|
|
|
| 82 |
|
|
|
| 83 |
|
|
The FF/Latch <cycle_wait_oversample_25> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_26> <half_cycle0_24>
|
| 84 |
|
|
|
| 85 |
|
|
|
| 86 |
|
|
The FF/Latch <cycle_wait_oversample_21> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_22> <half_cycle0_20>
|
| 87 |
|
|
|
| 88 |
|
|
|
| 89 |
|
|
The FF/Latch <cycle_wait_oversample_16> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_17> <half_cycle0_15>
|
| 90 |
|
|
|
| 91 |
|
|
|
| 92 |
|
|
The FF/Latch <cycle_wait_oversample_2> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_3> <half_cycle0_1>
|
| 93 |
|
|
|
| 94 |
|
|
|
| 95 |
|
|
The FF/Latch <cycle_wait_oversample_12> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_13> <half_cycle0_11>
|
| 96 |
|
|
|
| 97 |
|
|
|
| 98 |
|
|
The FF/Latch <cycle_wait_oversample_10> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_11> <half_cycle0_9>
|
| 99 |
|
|
|
| 100 |
|
|
|
| 101 |
|
|
The FF/Latch <cycle_wait_oversample_4> in Unit <uBaudGen> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_5> <half_cycle0_3>
|
| 102 |
|
|
|
| 103 |
|
|
|
| 104 |
|
|
FF/Latch <cycle_wait_oversample_31> (without init value) has a constant value of 0 in block <uBaudGen>. This FF/Latch will be trimmed during the optimization process.
|
| 105 |
|
|
|
| 106 |
|
|
|
| 107 |
|
|
FF/Latch <cycle_wait_oversample_31> (without init value) has a constant value of 0 in block <baud_generator>. This FF/Latch will be trimmed during the optimization process.
|
| 108 |
|
|
|
| 109 |
|
|
|
| 110 |
|
|
Due to other FF/Latch trimming, FF/Latch <cycle_wait_oversample_30> (without init value) has a constant value of 0 in block <baud_generator>. This FF/Latch will be trimmed during the optimization process.
|
| 111 |
|
|
|
| 112 |
|
|
|
| 113 |
|
|
Due to other FF/Latch trimming, FF/Latch <half_cycle_31> (without init value) has a constant value of 0 in block <baud_generator>. This FF/Latch will be trimmed during the optimization process.
|
| 114 |
|
|
|
| 115 |
|
|
|
| 116 |
|
|
Due to other FF/Latch trimming, FF/Latch <half_cycle0_31> (without init value) has a constant value of 0 in block <baud_generator>. This FF/Latch will be trimmed during the optimization process.
|
| 117 |
|
|
|
| 118 |
|
|
|
| 119 |
|
|
Due to other FF/Latch trimming, FF/Latch <half_cycle0_30> (without init value) has a constant value of 0 in block <baud_generator>. This FF/Latch will be trimmed during the optimization process.
|
| 120 |
|
|
|
| 121 |
|
|
|
| 122 |
|
|
Due to other FF/Latch trimming, FF/Latch <half_cycle0_29> (without init value) has a constant value of 0 in block <baud_generator>. This FF/Latch will be trimmed during the optimization process.
|
| 123 |
|
|
|
| 124 |
|
|
|
| 125 |
|
|
The FF/Latch <cycle_wait_oversample_24> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_25> <half_cycle0_23>
|
| 126 |
|
|
|
| 127 |
|
|
|
| 128 |
|
|
The FF/Latch <cycle_wait_oversample_7> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_8> <half_cycle0_6>
|
| 129 |
|
|
|
| 130 |
|
|
|
| 131 |
|
|
The FF/Latch <cycle_wait_oversample_19> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_20> <half_cycle0_18>
|
| 132 |
|
|
|
| 133 |
|
|
|
| 134 |
|
|
The FF/Latch <cycle_wait_oversample_20> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_21> <half_cycle0_19>
|
| 135 |
|
|
|
| 136 |
|
|
|
| 137 |
|
|
The FF/Latch <cycle_wait_oversample_15> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_16> <half_cycle0_14>
|
| 138 |
|
|
|
| 139 |
|
|
|
| 140 |
|
|
The FF/Latch <cycle_wait_oversample_0> in Unit <baud_generator> is equivalent to the following FF/Latch, which will be removed : <half_cycle_1>
|
| 141 |
|
|
|
| 142 |
|
|
|
| 143 |
|
|
The FF/Latch <cycle_wait_oversample_29> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_30> <half_cycle0_28>
|
| 144 |
|
|
|
| 145 |
|
|
|
| 146 |
|
|
The FF/Latch <cycle_wait_oversample_3> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_4> <half_cycle0_2>
|
| 147 |
|
|
|
| 148 |
|
|
|
| 149 |
|
|
The FF/Latch <cycle_wait_oversample_27> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_28> <half_cycle0_26>
|
| 150 |
|
|
|
| 151 |
|
|
|
| 152 |
|
|
The FF/Latch <cycle_wait_oversample_23> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_24> <half_cycle0_22>
|
| 153 |
|
|
|
| 154 |
|
|
|
| 155 |
|
|
The FF/Latch <cycle_wait_oversample_8> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_9> <half_cycle0_7>
|
| 156 |
|
|
|
| 157 |
|
|
|
| 158 |
|
|
The FF/Latch <cycle_wait_oversample_5> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_6> <half_cycle0_4>
|
| 159 |
|
|
|
| 160 |
|
|
|
| 161 |
|
|
The FF/Latch <cycle_wait_oversample_18> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_19> <half_cycle0_17>
|
| 162 |
|
|
|
| 163 |
|
|
|
| 164 |
|
|
The FF/Latch <cycle_wait_oversample_14> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_15> <half_cycle0_13>
|
| 165 |
|
|
|
| 166 |
|
|
|
| 167 |
|
|
The FF/Latch <cycle_wait_oversample_28> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_29> <half_cycle0_27>
|
| 168 |
|
|
|
| 169 |
|
|
|
| 170 |
|
|
The FF/Latch <cycle_wait_oversample_26> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_27> <half_cycle0_25>
|
| 171 |
|
|
|
| 172 |
|
|
|
| 173 |
|
|
The FF/Latch <cycle_wait_oversample_1> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_2> <half_cycle0_0>
|
| 174 |
|
|
|
| 175 |
|
|
|
| 176 |
|
|
The FF/Latch <cycle_wait_oversample_22> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_23> <half_cycle0_21>
|
| 177 |
|
|
|
| 178 |
|
|
|
| 179 |
|
|
The FF/Latch <cycle_wait_oversample_17> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_18> <half_cycle0_16>
|
| 180 |
|
|
|
| 181 |
|
|
|
| 182 |
|
|
The FF/Latch <cycle_wait_oversample_13> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_14> <half_cycle0_12>
|
| 183 |
|
|
|
| 184 |
|
|
|
| 185 |
|
|
The FF/Latch <cycle_wait_oversample_9> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_10> <half_cycle0_8>
|
| 186 |
|
|
|
| 187 |
|
|
|
| 188 |
|
|
The FF/Latch <cycle_wait_oversample_6> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_7> <half_cycle0_5>
|
| 189 |
|
|
|
| 190 |
|
|
|
| 191 |
|
|
The FF/Latch <cycle_wait_oversample_11> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_12> <half_cycle0_10>
|
| 192 |
|
|
|
| 193 |
|
|
|
| 194 |
|
|
The FF/Latch <cycle_wait_oversample_25> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_26> <half_cycle0_24>
|
| 195 |
|
|
|
| 196 |
|
|
|
| 197 |
|
|
The FF/Latch <cycle_wait_oversample_21> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_22> <half_cycle0_20>
|
| 198 |
|
|
|
| 199 |
|
|
|
| 200 |
|
|
The FF/Latch <cycle_wait_oversample_16> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_17> <half_cycle0_15>
|
| 201 |
|
|
|
| 202 |
|
|
|
| 203 |
|
|
The FF/Latch <cycle_wait_oversample_2> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_3> <half_cycle0_1>
|
| 204 |
|
|
|
| 205 |
|
|
|
| 206 |
|
|
The FF/Latch <cycle_wait_oversample_12> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_13> <half_cycle0_11>
|
| 207 |
|
|
|
| 208 |
|
|
|
| 209 |
|
|
The FF/Latch <cycle_wait_oversample_10> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_11> <half_cycle0_9>
|
| 210 |
|
|
|
| 211 |
|
|
|
| 212 |
|
|
The FF/Latch <cycle_wait_oversample_4> in Unit <baud_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <half_cycle_5> <half_cycle0_3>
|
| 213 |
|
|
|
| 214 |
|
|
|
| 215 |
|
|
The FF/Latch <current_s_FSM_FFd1> in Unit <serial_receiver> is equivalent to the following FF/Latch, which will be removed : <data_ready>
|
| 216 |
|
|
|
| 217 |
|
|
|
| 218 |
|
|
Node <uUartControl/uDiv/R_31> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 219 |
|
|
|
| 220 |
|
|
|
| 221 |
|
|
Node <uUartControl/uDiv/reminder_0> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 222 |
|
|
|
| 223 |
|
|
|
| 224 |
|
|
Node <uUartControl/uDiv/reminder_1> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 225 |
|
|
|
| 226 |
|
|
|
| 227 |
|
|
Node <uUartControl/uDiv/reminder_2> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 228 |
|
|
|
| 229 |
|
|
|
| 230 |
|
|
Node <uUartControl/uDiv/reminder_3> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 231 |
|
|
|
| 232 |
|
|
|
| 233 |
|
|
Node <uUartControl/uDiv/reminder_4> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 234 |
|
|
|
| 235 |
|
|
|
| 236 |
|
|
Node <uUartControl/uDiv/reminder_5> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 237 |
|
|
|
| 238 |
|
|
|
| 239 |
|
|
Node <uUartControl/uDiv/reminder_6> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 240 |
|
|
|
| 241 |
|
|
|
| 242 |
|
|
Node <uUartControl/uDiv/reminder_7> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 243 |
|
|
|
| 244 |
|
|
|
| 245 |
|
|
Node <uUartControl/uDiv/reminder_8> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 246 |
|
|
|
| 247 |
|
|
|
| 248 |
|
|
Node <uUartControl/uDiv/reminder_9> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 249 |
|
|
|
| 250 |
|
|
|
| 251 |
|
|
Node <uUartControl/uDiv/reminder_10> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 252 |
|
|
|
| 253 |
|
|
|
| 254 |
|
|
Node <uUartControl/uDiv/reminder_11> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 255 |
|
|
|
| 256 |
|
|
|
| 257 |
|
|
Node <uUartControl/uDiv/reminder_12> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 258 |
|
|
|
| 259 |
|
|
|
| 260 |
|
|
Node <uUartControl/uDiv/reminder_13> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 261 |
|
|
|
| 262 |
|
|
|
| 263 |
|
|
Node <uUartControl/uDiv/reminder_14> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 264 |
|
|
|
| 265 |
|
|
|
| 266 |
|
|
Node <uUartControl/uDiv/reminder_15> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 267 |
|
|
|
| 268 |
|
|
|
| 269 |
|
|
Node <uUartControl/uDiv/reminder_16> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 270 |
|
|
|
| 271 |
|
|
|
| 272 |
|
|
Node <uUartControl/uDiv/reminder_17> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 273 |
|
|
|
| 274 |
|
|
|
| 275 |
|
|
Node <uUartControl/uDiv/reminder_18> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 276 |
|
|
|
| 277 |
|
|
|
| 278 |
|
|
Node <uUartControl/uDiv/reminder_19> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 279 |
|
|
|
| 280 |
|
|
|
| 281 |
|
|
Node <uUartControl/uDiv/reminder_20> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 282 |
|
|
|
| 283 |
|
|
|
| 284 |
|
|
Node <uUartControl/uDiv/reminder_21> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 285 |
|
|
|
| 286 |
|
|
|
| 287 |
|
|
Node <uUartControl/uDiv/reminder_22> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 288 |
|
|
|
| 289 |
|
|
|
| 290 |
|
|
Node <uUartControl/uDiv/reminder_23> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 291 |
|
|
|
| 292 |
|
|
|
| 293 |
|
|
Node <uUartControl/uDiv/reminder_24> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 294 |
|
|
|
| 295 |
|
|
|
| 296 |
|
|
Node <uUartControl/uDiv/reminder_25> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 297 |
|
|
|
| 298 |
|
|
|
| 299 |
|
|
Node <uUartControl/uDiv/reminder_26> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 300 |
|
|
|
| 301 |
|
|
|
| 302 |
|
|
Node <uUartControl/uDiv/reminder_27> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 303 |
|
|
|
| 304 |
|
|
|
| 305 |
|
|
Node <uUartControl/uDiv/reminder_28> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 306 |
|
|
|
| 307 |
|
|
|
| 308 |
|
|
Node <uUartControl/uDiv/reminder_29> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 309 |
|
|
|
| 310 |
|
|
|
| 311 |
|
|
Node <uUartControl/uDiv/reminder_30> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 312 |
|
|
|
| 313 |
|
|
|
| 314 |
|
|
Node <uUartControl/uDiv/reminder_31> of sequential type is unconnected in block <uart_wishbone_slave>.
|
| 315 |
|
|
|
| 316 |
|
|
|
| 317 |
|
|
HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
|
| 318 |
|
|
|
| 319 |
|
|
|
| 320 |
6 |
leonardoar |
|
| 321 |
2 |
leonardoar |
|
