OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [debugChip.cdc] - Blame information for rev 29

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 leonardoar
#ChipScope Core Inserter Project File Version 3.0
2
#Fri May 04 02:01:35 CEST 2012
3
Project.device.designInputFile=E\:\\uart_block\\hdl\\iseProject\\INTERCON_P2P_cs.ngc
4
Project.device.designOutputFile=E\:\\uart_block\\hdl\\iseProject\\INTERCON_P2P_cs.ngc
5
Project.device.deviceFamily=13
6
Project.device.enableRPMs=true
7
Project.device.outputDirectory=E\:\\uart_block\\hdl\\iseProject\\_ngo
8
Project.device.useSRL16=true
9
Project.filter.dimension=8
10
Project.filter<0>=
11
Project.filter<1>=*_OBUF*
12
Project.filter<2>=*_OBUF
13
Project.filter<3>=_OBUF
14
Project.filter<4>=*DAT_*
15
Project.filter<5>=*byte*
16
Project.filter<6>=byte*
17
Project.filter<7>=byte
18
Project.icon.boundaryScanChain=1
19
Project.icon.enableExtTriggerIn=false
20
Project.icon.enableExtTriggerOut=false
21
Project.icon.triggerInPinName=
22
Project.icon.triggerOutPinName=
23
Project.unit.dimension=1
24
Project.unit<0>.clockChannel=EXTCLK_BUFGP
25
Project.unit<0>.clockEdge=Rising
26
Project.unit<0>.dataChannel<0>=uMasterSerial/DAT_O<0>
27
Project.unit<0>.dataChannel<1>=uMasterSerial/DAT_O<1>
28
Project.unit<0>.dataChannel<2>=uMasterSerial/DAT_O<2>
29
Project.unit<0>.dataChannel<3>=uMasterSerial/DAT_O<3>
30
Project.unit<0>.dataChannel<4>=uMasterSerial/DAT_O<4>
31
Project.unit<0>.dataChannel<5>=uMasterSerial/DAT_O<5>
32
Project.unit<0>.dataChannel<6>=uMasterSerial/DAT_O<6>
33
Project.unit<0>.dataChannel<7>=uMasterSerial/DAT_O<7>
34
Project.unit<0>.dataDepth=512
35
Project.unit<0>.dataEqualsTrigger=true
36
Project.unit<0>.dataPortWidth=8
37
Project.unit<0>.enableGaps=false
38
Project.unit<0>.enableStorageQualification=false
39
Project.unit<0>.enableTimestamps=false
40
Project.unit<0>.timestampDepth=0
41
Project.unit<0>.timestampWidth=0
42
Project.unit<0>.triggerChannel<0><0>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<0>
43
Project.unit<0>.triggerChannel<0><1>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<1>
44
Project.unit<0>.triggerChannel<0><2>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<2>
45
Project.unit<0>.triggerChannel<0><3>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<3>
46
Project.unit<0>.triggerChannel<0><4>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<4>
47
Project.unit<0>.triggerChannel<0><5>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<5>
48
Project.unit<0>.triggerChannel<0><6>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<6>
49
Project.unit<0>.triggerChannel<0><7>=uUartWishboneSlave/uUartCommunicationBlocks/uReceiver/data_byte<7>
50
Project.unit<0>.triggerConditionCountWidth=0
51
Project.unit<0>.triggerMatchCount<0>=1
52
Project.unit<0>.triggerMatchCountWidth<0><0>=0
53
Project.unit<0>.triggerMatchType<0><0>=0
54
Project.unit<0>.triggerPortCount=1
55
Project.unit<0>.triggerPortIsData<0>=true
56
Project.unit<0>.triggerPortWidth<0>=8
57
Project.unit<0>.triggerSequencerLevels=16
58
Project.unit<0>.triggerSequencerType=0
59
Project.unit<0>.type=ilapro

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.