OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [fuse.log] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 leonardoar
Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/laraujo/work/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.exe -prj /home/laraujo/work/uart_block/hdl/iseProject/testSerial_receiver_beh.prj work.testSerial_receiver
2
ISim O.87xd (signature 0x8ddf5b5d)
3
Number of CPUs detected in this system: 4
4
Turning on mult-threading, number of parallel sub-compilation jobs: 8
5
Determining compilation order of HDL files
6
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
7
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/serial_receiver.vhd" into library work
8
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/testSerial_receiver.vhd" into library work
9
Starting static elaboration
10
Completed static elaboration
11
Fuse Memory Usage: 36024 KB
12
Fuse CPU Usage: 1120 ms
13
Compiling package standard
14
Compiling package std_logic_1164
15
Compiling package pkgdefinitions
16
Compiling architecture behavioral of entity serial_receiver [serial_receiver_default]
17
Compiling architecture behavior of entity testserial_receiver
18
Time Resolution for simulation is 1ps.
19
Compiled 6 VHDL Units
20
Built simulation executable /home/laraujo/work/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.exe
21
Fuse Memory Usage: 79448 KB
22
Fuse CPU Usage: 1150 ms
23
GCC CPU Usage: 310 ms

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.