1 |
12 |
leonardoar |
Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/laraujo/work/uart_block/hdl/iseProject/testUart_communication_block_isim_beh.exe" -prj "/home/laraujo/work/uart_block/hdl/iseProject/testUart_communication_block_beh.prj" "work.testUart_communication_block"
|
2 |
10 |
leonardoar |
ISim O.87xd (signature 0x8ddf5b5d)
|
3 |
|
|
Number of CPUs detected in this system: 4
|
4 |
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 8
|
5 |
|
|
Determining compilation order of HDL files
|
6 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
|
7 |
12 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/serial_transmitter.vhd" into library work
|
8 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/serial_receiver.vhd" into library work
|
9 |
11 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/baud_generator.vhd" into library work
|
10 |
12 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd" into library work
|
11 |
|
|
WARNING:HDLCompiler:946 - "/home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd" Line 63: Actual for formal port rst is neither a static name nor a globally static expression
|
12 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/testUart_communication_block.vhd" into library work
|
13 |
10 |
leonardoar |
Starting static elaboration
|
14 |
|
|
Completed static elaboration
|
15 |
12 |
leonardoar |
Fuse Memory Usage: 36612 KB
|
16 |
|
|
Fuse CPU Usage: 1090 ms
|
17 |
10 |
leonardoar |
Compiling package standard
|
18 |
|
|
Compiling package std_logic_1164
|
19 |
11 |
leonardoar |
Compiling package std_logic_arith
|
20 |
|
|
Compiling package std_logic_unsigned
|
21 |
10 |
leonardoar |
Compiling package pkgdefinitions
|
22 |
11 |
leonardoar |
Compiling architecture behavioral of entity baud_generator [baud_generator_default]
|
23 |
12 |
leonardoar |
Compiling architecture behavioral of entity serial_transmitter [serial_transmitter_default]
|
24 |
|
|
Compiling architecture behavioral of entity serial_receiver [serial_receiver_default]
|
25 |
|
|
Compiling architecture behavioral of entity uart_communication_blocks [uart_communication_blocks_defaul...]
|
26 |
|
|
Compiling architecture behavior of entity testuart_communication_block
|
27 |
10 |
leonardoar |
Time Resolution for simulation is 1ps.
|
28 |
11 |
leonardoar |
Waiting for 1 sub-compilation(s) to finish...
|
29 |
12 |
leonardoar |
Compiled 14 VHDL Units
|
30 |
|
|
Built simulation executable /home/laraujo/work/uart_block/hdl/iseProject/testUart_communication_block_isim_beh.exe
|
31 |
|
|
Fuse Memory Usage: 85544 KB
|
32 |
|
|
Fuse CPU Usage: 1180 ms
|
33 |
|
|
GCC CPU Usage: 210 ms
|