URL
https://opencores.org/ocsvn/uart_block/uart_block/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
leonardoar |
Running: e:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.exe -prj E:/uart_block/hdl/iseProject/testSerial_receiver_beh.prj work.testSerial_receiver
|
| 2 |
|
|
ISim O.87xd (signature 0xc3576ebc)
|
| 3 |
|
|
Number of CPUs detected in this system: 8
|
| 4 |
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 16
|
| 5 |
|
|
Determining compilation order of HDL files
|
| 6 |
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
|
| 7 |
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/serial_receiver.vhd" into library work
|
| 8 |
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/testSerial_receiver.vhd" into library work
|
| 9 |
|
|
Starting static elaboration
|
| 10 |
|
|
Completed static elaboration
|
| 11 |
|
|
Compiling package standard
|
| 12 |
|
|
Compiling package std_logic_1164
|
| 13 |
|
|
Compiling package pkgdefinitions
|
| 14 |
|
|
Compiling architecture behavioral of entity serial_receiver [serial_receiver_default]
|
| 15 |
|
|
Compiling architecture behavior of entity testserial_receiver
|
| 16 |
|
|
Time Resolution for simulation is 1ps.
|
| 17 |
|
|
Waiting for 2 sub-compilation(s) to finish...
|
| 18 |
|
|
Compiled 6 VHDL Units
|
| 19 |
|
|
Built simulation executable E:/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.exe
|
| 20 |
|
|
Fuse Memory Usage: 29424 KB
|
| 21 |
|
|
Fuse CPU Usage: 265 ms
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.