OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [fuse.log] - Blame information for rev 21

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 21 leonardoar
Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/laraujo/work/uart_block/hdl/iseProject/testUart_control_isim_beh.exe -prj /home/laraujo/work/uart_block/hdl/iseProject/testUart_control_beh.prj work.testUart_control
2
ISim O.87xd (signature 0x8ddf5b5d)
3
Number of CPUs detected in this system: 4
4
Turning on mult-threading, number of parallel sub-compilation jobs: 8
5
Determining compilation order of HDL files
6
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
7
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/divisor.vhd" into library work
8
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/uart_control.vhd" into library work
9
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/testUart_control.vhd" into library work
10
Starting static elaboration
11
Completed static elaboration
12
Fuse Memory Usage: 36628 KB
13
Fuse CPU Usage: 1100 ms
14
Compiling package standard
15
Compiling package std_logic_1164
16
Compiling package std_logic_arith
17
Compiling package std_logic_unsigned
18
Compiling package pkgdefinitions
19
Compiling architecture behavioral of entity divisor [divisor_default]
20
Compiling architecture behavioral of entity uart_control [uart_control_default]
21
Compiling architecture behavior of entity testuart_control
22
Time Resolution for simulation is 1ps.
23
Waiting for 1 sub-compilation(s) to finish...
24
Compiled 10 VHDL Units
25
Built simulation executable /home/laraujo/work/uart_block/hdl/iseProject/testUart_control_isim_beh.exe
26
Fuse Memory Usage: 85692 KB
27
Fuse CPU Usage: 1180 ms
28
GCC CPU Usage: 400 ms

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.