| 1 |
23 |
leonardoar |
Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/laraujo/work/uart_block/hdl/iseProject/testUart_wishbone_slave_isim_beh.exe" -prj "/home/laraujo/work/uart_block/hdl/iseProject/testUart_wishbone_slave_beh.prj" "work.testUart_wishbone_slave"
|
| 2 |
21 |
leonardoar |
ISim O.87xd (signature 0x8ddf5b5d)
|
| 3 |
|
|
Number of CPUs detected in this system: 4
|
| 4 |
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 8
|
| 5 |
|
|
Determining compilation order of HDL files
|
| 6 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
|
| 7 |
22 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/serial_transmitter.vhd" into library work
|
| 8 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/serial_receiver.vhd" into library work
|
| 9 |
21 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/divisor.vhd" into library work
|
| 10 |
22 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/baud_generator.vhd" into library work
|
| 11 |
21 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/uart_control.vhd" into library work
|
| 12 |
22 |
leonardoar |
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd" into library work
|
| 13 |
|
|
WARNING:HDLCompiler:946 - "/home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd" Line 63: Actual for formal port rst is neither a static name nor a globally static expression
|
| 14 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/uart_wishbone_slave.vhd" into library work
|
| 15 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/testUart_wishbone_slave.vhd" into library work
|
| 16 |
21 |
leonardoar |
Starting static elaboration
|
| 17 |
|
|
Completed static elaboration
|
| 18 |
22 |
leonardoar |
Fuse Memory Usage: 37476 KB
|
| 19 |
23 |
leonardoar |
Fuse CPU Usage: 1090 ms
|
| 20 |
21 |
leonardoar |
Compiling package standard
|
| 21 |
|
|
Compiling package std_logic_1164
|
| 22 |
|
|
Compiling package std_logic_arith
|
| 23 |
|
|
Compiling package std_logic_unsigned
|
| 24 |
|
|
Compiling package pkgdefinitions
|
| 25 |
|
|
Compiling architecture behavioral of entity divisor [divisor_default]
|
| 26 |
|
|
Compiling architecture behavioral of entity uart_control [uart_control_default]
|
| 27 |
22 |
leonardoar |
Compiling package numeric_std
|
| 28 |
|
|
Compiling architecture behavioral of entity baud_generator [baud_generator_default]
|
| 29 |
|
|
Compiling architecture behavioral of entity serial_transmitter [serial_transmitter_default]
|
| 30 |
|
|
Compiling architecture behavioral of entity serial_receiver [serial_receiver_default]
|
| 31 |
|
|
Compiling architecture behavioral of entity uart_communication_blocks [uart_communication_blocks_defaul...]
|
| 32 |
|
|
Compiling architecture behavioral of entity uart_wishbone_slave [uart_wishbone_slave_default]
|
| 33 |
|
|
Compiling architecture behavior of entity testuart_wishbone_slave
|
| 34 |
21 |
leonardoar |
Time Resolution for simulation is 1ps.
|
| 35 |
23 |
leonardoar |
Waiting for 1 sub-compilation(s) to finish...
|
| 36 |
22 |
leonardoar |
Compiled 21 VHDL Units
|
| 37 |
|
|
Built simulation executable /home/laraujo/work/uart_block/hdl/iseProject/testUart_wishbone_slave_isim_beh.exe
|
| 38 |
23 |
leonardoar |
Fuse Memory Usage: 89272 KB
|
| 39 |
|
|
Fuse CPU Usage: 1260 ms
|
| 40 |
|
|
GCC CPU Usage: 260 ms
|
