OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [fuse.log] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 leonardoar
Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "E:/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.exe" -prj "E:/uart_block/hdl/iseProject/testSerial_receiver_beh.prj" "testSerial_receiver"
2 35 leonardoar
ISim O.87xd (signature 0xc3576ebc)
3
Number of CPUs detected in this system: 8
4
Turning on mult-threading, number of parallel sub-compilation jobs: 16
5
Determining compilation order of HDL files
6
Parsing VHDL file "E:/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
7
Parsing VHDL file "E:/uart_block/hdl/iseProject/serial_receiver.vhd" into library work
8 38 leonardoar
Parsing VHDL file "E:/uart_block/hdl/iseProject/testSerial_receiver.vhd" into library work
9 35 leonardoar
Starting static elaboration
10
Completed static elaboration
11
Compiling package standard
12
Compiling package std_logic_1164
13
Compiling package pkgdefinitions
14
Compiling architecture behavioral of entity serial_receiver [serial_receiver_default]
15 38 leonardoar
Compiling architecture behavior of entity testserial_receiver
16 35 leonardoar
Time Resolution for simulation is 1ps.
17
Waiting for 1 sub-compilation(s) to finish...
18 38 leonardoar
Compiled 6 VHDL Units
19
Built simulation executable E:/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.exe
20
Fuse Memory Usage: 29596 KB
21
Fuse CPU Usage: 234 ms

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.