URL
https://opencores.org/ocsvn/uart_block/uart_block/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
6 |
leonardoar |
Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator_isim_beh.exe -prj /home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator_beh.prj work.testBaud_generator
|
| 2 |
|
|
ISim O.87xd (signature 0x8ddf5b5d)
|
| 3 |
|
|
Number of CPUs detected in this system: 4
|
| 4 |
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 8
|
| 5 |
|
|
Determining compilation order of HDL files
|
| 6 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
|
| 7 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/baud_generator.vhd" into library work
|
| 8 |
|
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator.vhd" into library work
|
| 9 |
|
|
Starting static elaboration
|
| 10 |
|
|
Completed static elaboration
|
| 11 |
|
|
Fuse Memory Usage: 36644 KB
|
| 12 |
|
|
Fuse CPU Usage: 1080 ms
|
| 13 |
|
|
Compiling package standard
|
| 14 |
|
|
Compiling package std_logic_1164
|
| 15 |
|
|
Compiling package std_logic_arith
|
| 16 |
|
|
Compiling package std_logic_unsigned
|
| 17 |
|
|
Compiling package pkgdefinitions
|
| 18 |
|
|
Compiling architecture behavioral of entity baud_generator [baud_generator_default]
|
| 19 |
|
|
Compiling architecture behavior of entity testbaud_generator
|
| 20 |
|
|
Time Resolution for simulation is 1ps.
|
| 21 |
|
|
Compiled 8 VHDL Units
|
| 22 |
|
|
Built simulation executable /home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator_isim_beh.exe
|
| 23 |
|
|
Fuse Memory Usage: 85592 KB
|
| 24 |
|
|
Fuse CPU Usage: 1160 ms
|
| 25 |
|
|
GCC CPU Usage: 260 ms
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.