URL
https://opencores.org/ocsvn/uart_block/uart_block/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
9 |
leonardoar |
Running: e:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/uart_block/hdl/iseProject/testDivisor_isim_beh.exe -prj E:/uart_block/hdl/iseProject/testDivisor_beh.prj testDivisor
|
2 |
8 |
leonardoar |
ISim O.87xd (signature 0xc3576ebc)
|
3 |
|
|
Number of CPUs detected in this system: 8
|
4 |
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 16
|
5 |
|
|
Determining compilation order of HDL files
|
6 |
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
|
7 |
9 |
leonardoar |
Parsing VHDL file "E:/uart_block/hdl/iseProject/divisor.vhd" into library work
|
8 |
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/testDivisor.vhd" into library work
|
9 |
8 |
leonardoar |
Starting static elaboration
|
10 |
|
|
Completed static elaboration
|
11 |
|
|
Compiling package standard
|
12 |
|
|
Compiling package std_logic_1164
|
13 |
|
|
Compiling package std_logic_arith
|
14 |
|
|
Compiling package pkgdefinitions
|
15 |
9 |
leonardoar |
Compiling architecture behavioral of entity divisor [divisor_default]
|
16 |
|
|
Compiling architecture behavior of entity testdivisor
|
17 |
8 |
leonardoar |
Time Resolution for simulation is 1ps.
|
18 |
|
|
Waiting for 1 sub-compilation(s) to finish...
|
19 |
9 |
leonardoar |
Compiled 7 VHDL Units
|
20 |
|
|
Built simulation executable E:/uart_block/hdl/iseProject/testDivisor_isim_beh.exe
|
21 |
|
|
Fuse Memory Usage: 33532 KB
|
22 |
|
|
Fuse CPU Usage: 264 ms
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.