OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [iseconfig/] [iseProject.projectmgr] - Blame information for rev 34

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 leonardoar
2
3
4
5
6
   
7
   
8
      
9
         2
10
         /INTERCON_P2P - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|INTERCON_P2P.vhd/uUartWishboneSlave - uart_wishbone_slave - Behavioral
11
         /serial_transmitter - Behavioral E:|uart_block|hdl|iseProject|serial_transmitter.vhd
12
         /uart_wishbone_slave - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|uart_wishbone_slave.vhd/uUartCommunicationBlocks - uart_communication_blocks - Behavioral
13
         /uart_wishbone_slave - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|uart_wishbone_slave.vhd/uUartControl - uart_control - Behavioral
14
      
15
      
16
         INTERCON_P2P - Behavioral (E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd)
17
      
18
      0
19
      0
20
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000259000000020000000000000000000000000200000064ffffffff000000810000000300000002000002590000000100000003000000000000000100000003
21
      true
22
      INTERCON_P2P - Behavioral (E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd)
23
   
24
   
25
      
26
         1
27
         Configure Target Device
28
         Design Utilities/Compile HDL Simulation Libraries
29
         Implement Design
30
         User Constraints
31
      
32
      
33
         Design Utilities
34
      
35
      0
36
      0
37
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
38
      false
39
      Design Utilities
40
   
41
   
42
      
43
         1
44
      
45
      
46
         pkgDefinitions.vhd
47
      
48
      0
49
      0
50
      000000ff000000000000000100000000000000000100000000000000000000000000000000000002f1000000040101000100000000000000000000000064ffffffff000000810000000000000004000000690000000100000000000000240000000100000000000000660000000100000000000001fe0000000100000000
51
      false
52
      pkgDefinitions.vhd
53
   
54
   
55
      
56
         1
57
      
58
      
59
      0
60
      0
61
      000000ff000000000000000100000000000000000100000000000000000000000000000000000000f9000000010001000100000000000000000000000064ffffffff000000810000000000000001000000f90000000100000000
62
      false
63
      work
64
   
65
   
66
      
67
         1
68
         Configure Target Device
69
         Design Utilities
70
         Implement Design
71
         User Constraints
72
      
73
      
74
         
75
      
76
      0
77
      0
78
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
79
      false
80
      
81
   
82
   
83
      
84
         2
85
         /INTERCON_P2P - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|INTERCON_P2P.vhd
86
         /testBaud_generator - behavior E:|uart_block|hdl|iseProject|testBaud_generator.vhd
87
         /testBaud_generator - behavior |home|laraujo|work|uart_block|hdl|iseProject|testBaud_generator.vhd
88
         /testDivisor - behavior E:|uart_block|hdl|iseProject|testDivisor.vhd
89
         /testDivisor - behavior |home|laraujo|work|uart_block|hdl|iseProject|testDivisor.vhd
90
         /testSerial_receiver - behavior E:|uart_block|hdl|iseProject|testSerial_receiver.vhd
91
         /testSerial_receiver - behavior |home|laraujo|work|uart_block|hdl|iseProject|testSerial_receiver.vhd
92
         /testSerial_transmitter - behavior E:|uart_block|hdl|iseProject|testSerial_transmitter.vhd
93
         /testSerial_transmitter - behavior |home|laraujo|work|uart_block|hdl|iseProject|testSerial_transmitter.vhd
94
         /testUart_communication_block - behavior E:|uart_block|hdl|iseProject|testUart_communication_block.vhd
95
         /testUart_communication_block - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_communication_block.vhd
96
         /testUart_control - behavior E:|uart_block|hdl|iseProject|testUart_control.vhd
97
         /testUart_control - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_control.vhd
98
         /testUart_control - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_control.vhd/uut - uart_control - Behavioral
99
         /testUart_wishbone_slave - behavior E:|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd
100
         /testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd
101
         /testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd/uut - uart_wishbone_slave - Behavioral/uUartCommunicationBlocks - uart_communication_blocks - Behavioral
102
         /testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd/uut - uart_wishbone_slave - Behavioral/uUartControl - uart_control - Behavioral
103
      
104
      
105
         Unassigned User Library Modules
106
      
107
      0
108
      0
109
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000259000000020000000000000000000000000200000064ffffffff000000810000000300000002000002590000000100000003000000000000000100000003
110
      true
111
      Unassigned User Library Modules
112
   
113
   
114
      
115
         1
116
         Design Utilities
117
      
118
      
119
         
120
      
121
      0
122
      0
123
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
124
      false
125
      
126
   
127
   
128
      
129
         1
130
      
131
      
132
         Simulate Behavioral Model
133
      
134
      0
135
      0
136
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
137
      false
138
      Simulate Behavioral Model
139
   
140
   000000ff00000000000000020000011b0000011b01000000040100000002
141
   Behavioral Simulation
142
   
143
      
144
         1
145
      
146
      
147
         
148
      
149
      0
150
      0
151
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
152
      false
153
      
154
   
155
   
156
      
157
         1
158
      
159
      
160
         
161
      
162
      0
163
      0
164
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
165
      false
166
      
167
   
168

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.