OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [iseconfig/] [iseProject.projectmgr] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 leonardoar
2
3
4
5
6
   
7
   
8
      
9
         2
10
         /serial_transmitter - Behavioral E:|uart_block|hdl|iseProject|serial_transmitter.vhd
11
      
12
      
13
      2
14
      0
15
      000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000000e6000000020000000100000000000000000200000064ffffffff000000810000000300000002000000e60000000100000003000000000000000100000003
16
      true
17
      
18
   
19
   
20
      
21
         1
22
         Configure Target Device
23
         Design Utilities
24
         Implement Design
25
         User Constraints
26
      
27
      
28
         
29
      
30
      0
31
      0
32
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
33
      false
34
      
35
   
36
   
37
      
38
         1
39
      
40
      
41
      0
42
      0
43
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000157000000040101000100000000000000000000000064ffffffff000000810000000000000004000000690000000100000000000000240000000100000000000000660000000100000000000000640000000100000000
44
      false
45
      
46
   
47
   
48
      
49
         1
50
      
51
      
52
      0
53
      0
54
      000000ff000000000000000100000000000000000100000000000000000000000000000000000000f6000000010001000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
55
      false
56
      work
57
   
58
   
59
      
60
         1
61
         Configure Target Device
62
         Design Utilities
63
         Implement Design
64
         User Constraints
65
      
66
      
67
         View RTL Schematic
68
      
69
      0
70
      0
71
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
72
      false
73
      View RTL Schematic
74
   
75
   
76
      
77
         2
78
      
79
      
80
         serial_transmitter - Behavioral (E:/uart_block/hdl/iseProject/serial_transmitter.vhd)
81
      
82
      0
83
      0
84
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000147000000020000000000000000000000000200000064ffffffff000000810000000300000002000001470000000100000003000000000000000100000003
85
      false
86
      serial_transmitter - Behavioral (E:/uart_block/hdl/iseProject/serial_transmitter.vhd)
87
   
88
   
89
      
90
         1
91
         Design Utilities
92
      
93
      
94
         
95
      
96
      0
97
      0
98
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
99
      false
100
      
101
   
102
   
103
      
104
         1
105
      
106
      
107
         ISim Simulator
108
      
109
      0
110
      0
111
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
112
      false
113
      ISim Simulator
114
   
115
   000000ff00000000000000020000011b0000011b01000000040100000002
116
   Implementation
117
   
118
      
119
         1
120
      
121
      
122
         
123
      
124
      0
125
      0
126
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
127
      false
128
      
129
   
130

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.