OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [iseconfig/] [iseProject.projectmgr] - Blame information for rev 9

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 leonardoar
2
3
4
5
6
   
7
   
8
      
9
         2
10
         /serial_transmitter - Behavioral E:|uart_block|hdl|iseProject|serial_transmitter.vhd
11
      
12
      
13
         baud_generator - Behavioral (E:/uart_block/hdl/iseProject/baud_generator.vhd)
14
      
15
      0
16
      0
17
      000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000014b000000020000000000000000000000000200000064ffffffff0000008100000003000000020000014b0000000100000003000000000000000100000003
18
      true
19
      baud_generator - Behavioral (E:/uart_block/hdl/iseProject/baud_generator.vhd)
20
   
21
   
22
      
23
         1
24
         Configure Target Device
25
         Design Utilities
26
         Implement Design
27
         User Constraints
28
      
29
      
30
         
31
      
32
      0
33
      0
34
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
35
      false
36
      
37
   
38
   
39
      
40
         1
41
      
42
      
43
         pkgDefinitions.vhd
44
      
45
      0
46
      0
47
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000301000000040101000100000000000000000000000064ffffffff0000008100000000000000040000006900000001000000000000002400000001000000000000006600000001000000000000020e0000000100000000
48
      false
49
      pkgDefinitions.vhd
50
   
51
   
52
      
53
         1
54
      
55
      
56
      0
57
      0
58
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000
59
      false
60
      work
61
   
62
   
63
      
64
         1
65
         Configure Target Device
66
         Design Utilities
67
         Implement Design
68
         User Constraints
69
      
70
      
71
         
72
      
73
      0
74
      0
75
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
76
      false
77
      
78
   
79
   
80
      
81
         2
82
      
83
      
84
         Unassigned User Library Modules
85
      
86
      0
87
      0
88
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000175000000020000000000000000000000000200000064ffffffff000000810000000300000002000001750000000100000003000000000000000100000003
89
      true
90
      Unassigned User Library Modules
91
   
92
   
93
      
94
         1
95
         Design Utilities
96
      
97
      
98
         
99
      
100
      0
101
      0
102
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
103
      false
104
      
105
   
106
   
107
      
108
         1
109
      
110
      
111
         Simulate Behavioral Model
112
      
113
      0
114
      0
115
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
116
      false
117
      Simulate Behavioral Model
118
   
119
   000000ff00000000000000020000011b0000011b01000000040100000002
120
   Behavioral Simulation
121
   
122
      
123
         1
124
      
125
      
126
         
127
      
128
      0
129
      0
130
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
131
      false
132
      
133
   
134

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.