URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [isim.log] - Blame information for rev 11

Go to most recent revision | Details | Compare with Previous | View Log


ISim log file
Running: /home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator_isim_beh.wdb
ISim O.87xd (signature 0x8ddf5b5d)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
 
** Failure:NONE. End of simulation.
User(VHDL) Code Called Simulation Stop
In process testBaud_generator.vhd:stim_proc
 
INFO: Simulator is stopped.
# exit 0

Line No.	Rev	Author	Line
1	10	leonardoar	`ISim log file`
2	11	leonardoar	`Running: /home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/laraujo/work/uart_block/hdl/iseProject/testBaud_generator_isim_beh.wdb`
3	10	leonardoar	`ISim O.87xd (signature 0x8ddf5b5d)`
4			`WARNING: A WEBPACK license was found.`
5			`WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.`
6			`WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.`
7			`This is a Lite version of ISim.`
8			`Time resolution is 1 ps`
9			`# onerror resume`
10			`# wave add /`
11			`# run 1000 us`
12			`Simulator is doing circuit initialization process.`
13			`Finished circuit initialization process.`
14
15			`** Failure:NONE. End of simulation.`
16			`User(VHDL) Code Called Simulation Stop`
17	11	leonardoar	`In process testBaud_generator.vhd:stim_proc`
18	10	leonardoar
19			`INFO: Simulator is stopped.`
20	11	leonardoar	`# exit 0`

Browse

Tools

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [isim.log] - Blame information for rev 11