OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [isim.log] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 leonardoar
ISim log file
2
Running: E:\uart_block\hdl\iseProject\testSerial_receiver_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.wdb
3
ISim O.87xd (signature 0xc3576ebc)
4
WARNING: A WEBPACK license was found.
5
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
6
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
7
This is a Lite version of ISim.
8
Time resolution is 1 ps
9
# onerror resume
10
# wave add /
11
# run 1000 us
12
Simulator is doing circuit initialization process.
13
Finished circuit initialization process.
14
 
15
** Failure:NONE. End of simulation.
16
User(VHDL) Code Called Simulation Stop
17
In process testSerial_receiver.vhd:stim_proc
18
 
19
INFO: Simulator is stopped.
20 3 leonardoar
ISim O.87xd (signature 0xc3576ebc)
21
WARNING: A WEBPACK license was found.
22
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
23
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
24
This is a Lite version of ISim.
25
# run 1000 us
26
Simulator is doing circuit initialization process.
27
Finished circuit initialization process.
28
 
29
** Failure:NONE. End of simulation.
30
User(VHDL) Code Called Simulation Stop
31
In process testSerial_receiver.vhd:stim_proc
32
 
33
INFO: Simulator is stopped.
34
ISim O.87xd (signature 0xc3576ebc)
35
WARNING: A WEBPACK license was found.
36
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
37
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
38
This is a Lite version of ISim.
39
# run 1000 us
40
Simulator is doing circuit initialization process.
41
Finished circuit initialization process.
42
 
43
** Failure:NONE. End of simulation.
44
User(VHDL) Code Called Simulation Stop
45
In process testSerial_receiver.vhd:stim_proc
46
 
47
INFO: Simulator is stopped.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.