URL
https://opencores.org/ocsvn/uart_block/uart_block/trunk
[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [pins_spartan3EStarterKit.ucf] - Blame information for rev 27
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
27 |
leonardoar |
NET "EXTCLK" LOC = "c9"| IOSTANDARD = LVCMOS33 ;
|
| 2 |
|
|
|
| 3 |
|
|
NET "EXTRST" LOC = "n17"| IOSTANDARD = LVCMOS33 ;
|
| 4 |
|
|
|
| 5 |
|
|
NET "byte_out<7>" LOC = "f9"| IOSTANDARD = LVCMOS33 ;
|
| 6 |
|
|
NET "byte_out<6>" LOC = "e9"| IOSTANDARD = LVCMOS33 ;
|
| 7 |
|
|
NET "byte_out<5>" LOC = "d11"| IOSTANDARD = LVCMOS33 ;
|
| 8 |
|
|
NET "byte_out<4>" LOC = "c11"| IOSTANDARD = LVCMOS33 ;
|
| 9 |
|
|
NET "byte_out<3>" LOC = "f11"| IOSTANDARD = LVCMOS33 ;
|
| 10 |
|
|
NET "byte_out<2>" LOC = "e11"| IOSTANDARD = LVCMOS33 ;
|
| 11 |
|
|
NET "byte_out<1>" LOC = "e12"| IOSTANDARD = LVCMOS33 ;
|
| 12 |
|
|
NET "byte_out<0>" LOC = "f12"| IOSTANDARD = LVCMOS33 ;
|
| 13 |
|
|
|
| 14 |
|
|
#NET "data_avaible" LOC = "u17"| IOSTANDARD = LVCMOS33 ;
|
| 15 |
|
|
|
| 16 |
|
|
NET "tx" LOC = "m14"| IOSTANDARD = LVCMOS33 ; #m14
|
| 17 |
|
|
|
| 18 |
|
|
NET "rx" LOC = "r7"| IOSTANDARD = LVCMOS33 ; #r7
|
| 19 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.