OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [pkgDefinitions.vhd] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 leonardoar
--! @file
2
--! @brief Global definitions
3
 
4
--! @mainpage
5
--! <H1>Main document of the uart_block project</H1>\n
6
--! <H2>Features</H2>
7
--! Wishbone slave \n
8
--! Calculate baudrate based on clock speed \n\n
9
--! Interesting links \n
10 4 leonardoar
--! http://opencores.org/ \n
11
--! http://www.erg.abdn.ac.uk/~gorry/course/phy-pages/async.html \n
12 2 leonardoar
 
13
--! Use standard library
14
 
15
library IEEE;
16
use IEEE.STD_LOGIC_1164.all;
17
 
18
package pkgDefinitions is
19
 
20
--! Declare constants, enums, functions used by the design
21 6 leonardoar
constant nBits            : integer := 8;
22
constant nBitsLarge : integer := 32;
23 2 leonardoar
 
24
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
25
type rxStates is (rx_idle, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop);
26 4 leonardoar
type rxFilterStates is (s0, s1, s2, s3);
27 2 leonardoar
 
28 10 leonardoar
type uartControl is (idle, config_state_clk, config_state_baud, start_division, wait_division, config_state_baud_generator,
29
        rx_tx_state, tx_state_wait, rx_state_wait);
30 9 leonardoar
 
31 2 leonardoar
end pkgDefinitions;
32
 
33
package body pkgDefinitions is
34
 
35
end pkgDefinitions;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.