OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [pkgDefinitions.vhd] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 leonardoar
--! @file
2
--! @brief Global definitions
3
 
4
--! @mainpage
5
--! <H1>Main document of the uart_block project</H1>\n
6
--! <H2>Features</H2>
7
--! Wishbone slave \n
8
--! Calculate baudrate based on clock speed \n\n
9
--! Interesting links \n
10
--! http://opencores.org/ \n
11
 
12
--! Use standard library
13
 
14
library IEEE;
15
use IEEE.STD_LOGIC_1164.all;
16
 
17
package pkgDefinitions is
18
 
19
--! Declare constants, enums, functions used by the design
20
constant nBits          : integer := 8;
21
 
22
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
23
type rxStates is (rx_idle, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop);
24
type rxFilterStates is (s0, s1, s2);
25
 
26
end pkgDefinitions;
27
 
28
package body pkgDefinitions is
29
 
30
end pkgDefinitions;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.