OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [xst/] [work/] [hdpdeps.ref] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 leonardoar
V3 51
2
FL /home/laraujo/work/uart_block/hdl/iseProject/baud_generator.vhd 2012/05/01.14:25:52 O.87xd
3
FL /home/laraujo/work/uart_block/hdl/iseProject/divisor.vhd 2012/05/01.08:01:47 O.87xd
4
FL /home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd 2012/05/02.17:47:51 O.87xd
5
FL /home/laraujo/work/uart_block/hdl/iseProject/serial_receiver.vhd 2012/05/01.13:58:15 O.87xd
6
FL /home/laraujo/work/uart_block/hdl/iseProject/serial_transmitter.vhd 2012/04/23.13:47:40 O.87xd
7
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd 2012/04/30.14:08:50 O.87xd
8
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_control.vhd 2012/05/02.17:54:04 O.87xd
9
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_main_blocks.vhd 2012/04/30.12:49:26 O.87xd
10
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_wishbone_slave.vhd 2012/04/30.18:16:53 O.87xd
11
FL E:/uart_block/hdl/iseProject/baud_generator.vhd 2012/05/01.21:07:49 O.87xd
12
EN work/baud_generator 1336085188 \
13
      FL E:/uart_block/hdl/iseProject/baud_generator.vhd PB ieee/std_logic_1164 1325952872 \
14
      PB ieee/STD_LOGIC_UNSIGNED 1325952875 PB ieee/std_logic_arith 1325952873 \
15
      PB ieee/NUMERIC_STD 1325952877 PB work/pkgDefinitions 1336085187
16
AR work/baud_generator/Behavioral 1336085189 \
17
      FL E:/uart_block/hdl/iseProject/baud_generator.vhd EN work/baud_generator 1336085188
18
FL E:/uart_block/hdl/iseProject/divisor.vhd 2012/05/01.21:07:49 O.87xd
19
EN work/divisor 1336085194 FL E:/uart_block/hdl/iseProject/divisor.vhd \
20
      PB ieee/std_logic_1164 1325952872 PB ieee/std_logic_arith 1325952873 \
21
      PB work/pkgDefinitions 1336085187
22
AR work/divisor/Behavioral 1336085195 \
23
      FL E:/uart_block/hdl/iseProject/divisor.vhd EN work/divisor 1336085194
24
FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd 2012/05/04.00:27:06 O.87xd
25
EN work/INTERCON_P2P 1336085206 FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd \
26
      PB ieee/std_logic_1164 1325952872
27
AR work/INTERCON_P2P/Behavioral 1336085207 \
28
      FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd EN work/INTERCON_P2P 1336085206 \
29
      CP SYC0001a CP SERIALMASTER CP uart_wishbone_slave
30
FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd 2012/05/03.23:01:52 O.87xd
31
PH work/pkgDefinitions 1336085186 \
32
      FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd PB ieee/std_logic_1164 1325952872
33
PB work/pkgDefinitions 1336085187 \
34
      FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd PH work/pkgDefinitions 1336085186
35
FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd 2012/05/04.00:46:23 O.87xd
36
EN work/SERIALMASTER 1336085202 FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd \
37
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
38
      PB ieee/std_logic_arith 1325952873 PB work/pkgDefinitions 1336085187
39
AR work/SERIALMASTER/Behavioral 1336085203 \
40
      FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd EN work/SERIALMASTER 1336085202
41
FL E:/uart_block/hdl/iseProject/serial_receiver.vhd 2012/05/01.21:07:49 O.87xd
42
EN work/serial_receiver 1336085192 \
43
      FL E:/uart_block/hdl/iseProject/serial_receiver.vhd PB ieee/std_logic_1164 1325952872 \
44
      PB work/pkgDefinitions 1336085187
45
AR work/serial_receiver/Behavioral 1336085193 \
46
      FL E:/uart_block/hdl/iseProject/serial_receiver.vhd EN work/serial_receiver 1336085192
47
FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd 2012/04/21.09:27:16 O.87xd
48
EN work/serial_transmitter 1336085190 \
49
      FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd \
50
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336085187
51
AR work/serial_transmitter/Behavioral 1336085191 \
52
      FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd \
53
      EN work/serial_transmitter 1336085190
54
FL E:/uart_block/hdl/iseProject/SYC0001a.vhd 2012/05/04.00:26:54 O.87xd
55
EN work/SYC0001a 1336085200 FL E:/uart_block/hdl/iseProject/SYC0001a.vhd \
56
      PB ieee/std_logic_1164 1325952872
57
AR work/SYC0001a/SYC0001a1 1336085201 \
58
      FL E:/uart_block/hdl/iseProject/SYC0001a.vhd EN work/SYC0001a 1336085200
59
FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd 2012/04/30.23:14:46 O.87xd
60
EN work/uart_communication_blocks 1336085198 \
61
      FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd \
62
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336085187
63
AR work/uart_communication_blocks/Behavioral 1336085199 \
64
      FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd \
65
      EN work/uart_communication_blocks 1336085198 CP baud_generator \
66
      CP serial_transmitter CP serial_receiver
67
FL E:/uart_block/hdl/iseProject/uart_control.vhd 2012/05/03.19:17:33 O.87xd
68
EN work/uart_control 1336085196 FL E:/uart_block/hdl/iseProject/uart_control.vhd \
69
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
70
      PB ieee/std_logic_arith 1325952873 PB work/pkgDefinitions 1336085187
71
AR work/uart_control/Behavioral 1336085197 \
72
      FL E:/uart_block/hdl/iseProject/uart_control.vhd EN work/uart_control 1336085196 \
73
      CP divisor
74
FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd 2012/05/03.19:17:33 O.87xd
75
EN work/uart_wishbone_slave 1336085204 \
76
      FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd \
77
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336085187
78
AR work/uart_wishbone_slave/Behavioral 1336085205 \
79
      FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd \
80
      EN work/uart_wishbone_slave 1336085204 CP uart_control \
81
      CP uart_communication_blocks

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.