OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [xst/] [work/] [hdpdeps.ref] - Blame information for rev 35

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 leonardoar 
V3 54
2 
FL /home/laraujo/work/uart_block/hdl/iseProject/baud_generator.vhd 2012/05/01.14:25:52 O.87xd
3 
FL /home/laraujo/work/uart_block/hdl/iseProject/divisor.vhd 2012/05/01.08:01:47 O.87xd
4 
FL /home/laraujo/work/uart_block/hdl/iseProject/INTERCON_P2P.vhd 2012/05/04.10:27:16 O.87xd
5 
FL /home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd 2012/05/04.10:27:16 O.87xd
6 
FL /home/laraujo/work/uart_block/hdl/iseProject/SERIALMASTER.vhd 2012/05/04.10:27:16 O.87xd
7 
FL /home/laraujo/work/uart_block/hdl/iseProject/serial_receiver.vhd 2012/05/01.13:58:15 O.87xd
8 
FL /home/laraujo/work/uart_block/hdl/iseProject/serial_transmitter.vhd 2012/04/23.13:47:40 O.87xd
9 
FL /home/laraujo/work/uart_block/hdl/iseProject/SYC0001a.vhd 2012/05/04.10:27:16 O.87xd
10 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd 2012/04/30.14:08:50 O.87xd
11 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_control.vhd 2012/05/02.17:56:59 O.87xd
12 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_main_blocks.vhd 2012/04/30.12:49:26 O.87xd
13 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_wishbone_slave.vhd 2012/05/02.08:07:03 O.87xd
14 
FL E:/uart_block/hdl/iseProject/baud_generator.vhd 2012/05/05.19:53:55 O.87xd
15 35 leonardoar 
EN work/baud_generator 1336250413 \
16 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/baud_generator.vhd PB ieee/std_logic_1164 1325952872 \
17 
      PB ieee/STD_LOGIC_UNSIGNED 1325952875 PB ieee/std_logic_arith 1325952873 \
18 35 leonardoar 
      PB ieee/NUMERIC_STD 1325952877 PB work/pkgDefinitions 1336250412
19 
AR work/baud_generator/Behavioral 1336250414 \
20 
      FL E:/uart_block/hdl/iseProject/baud_generator.vhd EN work/baud_generator 1336250413
21 34 leonardoar 
FL E:/uart_block/hdl/iseProject/divisor.vhd 2012/05/01.21:07:49 O.87xd
22 35 leonardoar 
EN work/divisor 1336250419 FL E:/uart_block/hdl/iseProject/divisor.vhd \
23 34 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB ieee/std_logic_arith 1325952873 \
24 35 leonardoar 
      PB work/pkgDefinitions 1336250412
25 
AR work/divisor/Behavioral 1336250420 \
26 
      FL E:/uart_block/hdl/iseProject/divisor.vhd EN work/divisor 1336250419
27 34 leonardoar 
FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd 2012/05/04.00:27:06 O.87xd
28 35 leonardoar 
EN work/INTERCON_P2P 1336250431 FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd \
29 34 leonardoar 
      PB ieee/std_logic_1164 1325952872
30 35 leonardoar 
AR work/INTERCON_P2P/Behavioral 1336250432 \
31 
      FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd EN work/INTERCON_P2P 1336250431 \
32 34 leonardoar 
      CP SYC0001a CP SERIALMASTER CP uart_wishbone_slave
33 
FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd 2012/05/05.19:53:54 O.87xd
34 35 leonardoar 
PH work/pkgDefinitions 1336250411 \
35 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd PB ieee/std_logic_1164 1325952872
36 35 leonardoar 
PB work/pkgDefinitions 1336250412 \
37 
      FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd PH work/pkgDefinitions 1336250411
38 34 leonardoar 
FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd 2012/05/04.01:05:05 O.87xd
39 35 leonardoar 
EN work/SERIALMASTER 1336250427 FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd \
40 34 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
41 35 leonardoar 
      PB ieee/std_logic_arith 1325952873 PB work/pkgDefinitions 1336250412
42 
AR work/SERIALMASTER/Behavioral 1336250428 \
43 
      FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd EN work/SERIALMASTER 1336250427
44 
FL E:/uart_block/hdl/iseProject/serial_receiver.vhd 2012/05/05.22:39:11 O.87xd
45 
EN work/serial_receiver 1336250417 \
46 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/serial_receiver.vhd PB ieee/std_logic_1164 1325952872 \
47 35 leonardoar 
      PB work/pkgDefinitions 1336250412
48 
AR work/serial_receiver/Behavioral 1336250418 \
49 
      FL E:/uart_block/hdl/iseProject/serial_receiver.vhd EN work/serial_receiver 1336250417
50 34 leonardoar 
FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd 2012/04/21.09:27:16 O.87xd
51 35 leonardoar 
EN work/serial_transmitter 1336250415 \
52 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd \
53 35 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336250412
54 
AR work/serial_transmitter/Behavioral 1336250416 \
55 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd \
56 35 leonardoar 
      EN work/serial_transmitter 1336250415
57 34 leonardoar 
FL E:/uart_block/hdl/iseProject/SYC0001a.vhd 2012/05/04.00:26:54 O.87xd
58 35 leonardoar 
EN work/SYC0001a 1336250425 FL E:/uart_block/hdl/iseProject/SYC0001a.vhd \
59 34 leonardoar 
      PB ieee/std_logic_1164 1325952872
60 35 leonardoar 
AR work/SYC0001a/SYC0001a1 1336250426 \
61 
      FL E:/uart_block/hdl/iseProject/SYC0001a.vhd EN work/SYC0001a 1336250425
62 
FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd 2012/05/05.22:40:08 O.87xd
63 
EN work/uart_communication_blocks 1336250423 \
64 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd \
65 35 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336250412
66 
AR work/uart_communication_blocks/Behavioral 1336250424 \
67 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd \
68 35 leonardoar 
      EN work/uart_communication_blocks 1336250423 CP baud_generator \
69 34 leonardoar 
      CP serial_transmitter CP serial_receiver
70 
FL E:/uart_block/hdl/iseProject/uart_control.vhd 2012/05/03.19:17:33 O.87xd
71 35 leonardoar 
EN work/uart_control 1336250421 FL E:/uart_block/hdl/iseProject/uart_control.vhd \
72 34 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
73 35 leonardoar 
      PB ieee/std_logic_arith 1325952873 PB work/pkgDefinitions 1336250412
74 
AR work/uart_control/Behavioral 1336250422 \
75 
      FL E:/uart_block/hdl/iseProject/uart_control.vhd EN work/uart_control 1336250421 \
76 34 leonardoar 
      CP divisor
77 
FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd 2012/05/03.19:17:33 O.87xd
78 35 leonardoar 
EN work/uart_wishbone_slave 1336250429 \
79 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd \
80 35 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336250412
81 
AR work/uart_wishbone_slave/Behavioral 1336250430 \
82 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd \
83 35 leonardoar 
      EN work/uart_wishbone_slave 1336250429 CP uart_control \
84 34 leonardoar 
      CP uart_communication_blocks

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.