OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [xst/] [work/] [hdpdeps.ref] - Blame information for rev 37

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 leonardoar 
V3 54
2 
FL /home/laraujo/work/uart_block/hdl/iseProject/baud_generator.vhd 2012/05/01.14:25:52 O.87xd
3 
FL /home/laraujo/work/uart_block/hdl/iseProject/divisor.vhd 2012/05/01.08:01:47 O.87xd
4 
FL /home/laraujo/work/uart_block/hdl/iseProject/INTERCON_P2P.vhd 2012/05/04.10:27:16 O.87xd
5 
FL /home/laraujo/work/uart_block/hdl/iseProject/pkgDefinitions.vhd 2012/05/04.10:27:16 O.87xd
6 
FL /home/laraujo/work/uart_block/hdl/iseProject/SERIALMASTER.vhd 2012/05/04.10:27:16 O.87xd
7 
FL /home/laraujo/work/uart_block/hdl/iseProject/serial_receiver.vhd 2012/05/01.13:58:15 O.87xd
8 
FL /home/laraujo/work/uart_block/hdl/iseProject/serial_transmitter.vhd 2012/04/23.13:47:40 O.87xd
9 
FL /home/laraujo/work/uart_block/hdl/iseProject/SYC0001a.vhd 2012/05/04.10:27:16 O.87xd
10 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd 2012/04/30.14:08:50 O.87xd
11 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_control.vhd 2012/05/02.17:56:59 O.87xd
12 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_main_blocks.vhd 2012/04/30.12:49:26 O.87xd
13 
FL /home/laraujo/work/uart_block/hdl/iseProject/uart_wishbone_slave.vhd 2012/05/02.08:07:03 O.87xd
14 37 leonardoar 
FL E:/uart_block/hdl/iseProject/baud_generator.vhd 2012/05/08.23:47:51 O.87xd
15 
EN work/baud_generator 1336515634 \
16 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/baud_generator.vhd PB ieee/std_logic_1164 1325952872 \
17 
      PB ieee/STD_LOGIC_UNSIGNED 1325952875 PB ieee/std_logic_arith 1325952873 \
18 37 leonardoar 
      PB ieee/NUMERIC_STD 1325952877 PB work/pkgDefinitions 1336515633
19 
AR work/baud_generator/Behavioral 1336515635 \
20 
      FL E:/uart_block/hdl/iseProject/baud_generator.vhd EN work/baud_generator 1336515634
21 36 leonardoar 
FL E:/uart_block/hdl/iseProject/divisor.vhd 2012/05/08.23:23:27 O.87xd
22 37 leonardoar 
EN work/divisor 1336515640 FL E:/uart_block/hdl/iseProject/divisor.vhd \
23 34 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB ieee/std_logic_arith 1325952873 \
24 37 leonardoar 
      PB work/pkgDefinitions 1336515633
25 
AR work/divisor/Behavioral 1336515641 \
26 
      FL E:/uart_block/hdl/iseProject/divisor.vhd EN work/divisor 1336515640
27 36 leonardoar 
FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd 2012/05/08.22:54:12 O.87xd
28 37 leonardoar 
EN work/INTERCON_P2P 1336515652 FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd \
29 34 leonardoar 
      PB ieee/std_logic_1164 1325952872
30 37 leonardoar 
AR work/INTERCON_P2P/Behavioral 1336515653 \
31 
      FL E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd EN work/INTERCON_P2P 1336515652 \
32 34 leonardoar 
      CP SYC0001a CP SERIALMASTER CP uart_wishbone_slave
33 36 leonardoar 
FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd 2012/05/08.22:34:17 O.87xd
34 37 leonardoar 
PH work/pkgDefinitions 1336515632 \
35 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd PB ieee/std_logic_1164 1325952872
36 37 leonardoar 
PB work/pkgDefinitions 1336515633 \
37 
      FL E:/uart_block/hdl/iseProject/pkgDefinitions.vhd PH work/pkgDefinitions 1336515632
38 36 leonardoar 
FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd 2012/05/08.23:01:15 O.87xd
39 37 leonardoar 
EN work/SERIALMASTER 1336515648 FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd \
40 34 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
41 37 leonardoar 
      PB ieee/std_logic_arith 1325952873 PB work/pkgDefinitions 1336515633
42 
AR work/SERIALMASTER/Behavioral 1336515649 \
43 
      FL E:/uart_block/hdl/iseProject/SERIALMASTER.vhd EN work/SERIALMASTER 1336515648
44 
FL E:/uart_block/hdl/iseProject/serial_receiver.vhd 2012/05/09.00:19:50 O.87xd
45 
EN work/serial_receiver 1336515638 \
46 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/serial_receiver.vhd PB ieee/std_logic_1164 1325952872 \
47 37 leonardoar 
      PB work/pkgDefinitions 1336515633
48 
AR work/serial_receiver/Behavioral 1336515639 \
49 
      FL E:/uart_block/hdl/iseProject/serial_receiver.vhd EN work/serial_receiver 1336515638
50 
FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd 2012/05/09.00:09:31 O.87xd
51 
EN work/serial_transmitter 1336515636 \
52 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd \
53 37 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336515633
54 
AR work/serial_transmitter/Behavioral 1336515637 \
55 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/serial_transmitter.vhd \
56 37 leonardoar 
      EN work/serial_transmitter 1336515636
57 36 leonardoar 
FL E:/uart_block/hdl/iseProject/SYC0001a.vhd 2012/05/08.22:58:32 O.87xd
58 37 leonardoar 
EN work/SYC0001a 1336515646 FL E:/uart_block/hdl/iseProject/SYC0001a.vhd \
59 34 leonardoar 
      PB ieee/std_logic_1164 1325952872
60 37 leonardoar 
AR work/SYC0001a/SYC0001a1 1336515647 \
61 
      FL E:/uart_block/hdl/iseProject/SYC0001a.vhd EN work/SYC0001a 1336515646
62 
FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd 2012/05/09.00:17:49 O.87xd
63 
EN work/uart_communication_blocks 1336515644 \
64 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd \
65 37 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336515633
66 
AR work/uart_communication_blocks/Behavioral 1336515645 \
67 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd \
68 37 leonardoar 
      EN work/uart_communication_blocks 1336515644 CP baud_generator \
69 34 leonardoar 
      CP serial_transmitter CP serial_receiver
70 36 leonardoar 
FL E:/uart_block/hdl/iseProject/uart_control.vhd 2012/05/08.23:25:39 O.87xd
71 37 leonardoar 
EN work/uart_control 1336515642 FL E:/uart_block/hdl/iseProject/uart_control.vhd \
72 34 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
73 37 leonardoar 
      PB ieee/std_logic_arith 1325952873 PB work/pkgDefinitions 1336515633
74 
AR work/uart_control/Behavioral 1336515643 \
75 
      FL E:/uart_block/hdl/iseProject/uart_control.vhd EN work/uart_control 1336515642 \
76 34 leonardoar 
      CP divisor
77 36 leonardoar 
FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd 2012/05/08.23:31:19 O.87xd
78 37 leonardoar 
EN work/uart_wishbone_slave 1336515650 \
79 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd \
80 37 leonardoar 
      PB ieee/std_logic_1164 1325952872 PB work/pkgDefinitions 1336515633
81 
AR work/uart_wishbone_slave/Behavioral 1336515651 \
82 34 leonardoar 
      FL E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd \
83 37 leonardoar 
      EN work/uart_wishbone_slave 1336515650 CP uart_control \
84 34 leonardoar 
      CP uart_communication_blocks

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.