URL https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk

Subversion Repositories uart_fpga_slow_control_migrated

[/] [uart_fpga_slow_control/] [trunk/] [documents/] [HardwareDescription_html.txt] - Blame information for rev 31

Details | Compare with Previous | View Log


Buffering
 
Remember to add a voltage translator buffer:
!! none of the FPGAs on the market are 12V tolerant !!
 
~ use a MAX3224 chip for example
 
Timing
 
In case an external clock is needed to drive the UART:
 
~ use a 29.4912 MHz Oscillator like ASV-29.4912MHZ-EJ-T

Line No.	Rev	Author	Line
1	31	aborga	`Buffering`
2
3			`Remember to add a voltage translator buffer:`
4			`!! none of the FPGAs on the market are 12V tolerant !!`
5
6			`~ use a MAX3224 chip for example`
7
8			`Timing`
9
10			`In case an external clock is needed to drive the UART:`
11
12			`~ use a 29.4912 MHz Oscillator like ASV-29.4912MHZ-EJ-T`

Browse

Tools

Subversion Repositories uart_fpga_slow_control_migrated

[/] [uart_fpga_slow_control/] [trunk/] [documents/] [HardwareDescription_html.txt] - Blame information for rev 31

Buffering

Timing