URL
https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
29 |
aborga |
In this section we will try to give ideas on how to drive the UART from a PC
|
2 |
|
|
besides the simple implementation with RealTerm.
|
3 |
|
|
|
4 |
|
|
in the software folder of the project archive you will find:
|
5 |
|
|
|
6 |
|
|
++ rtd_uart_test.bat :
|
7 |
|
|
\ copy this bat file inside the RealTerm software folder to load the program (http://realterm.sourceforge.net/)
|
8 |
|
|
passing parameter settings (uart port, speed, display size, etc)
|
9 |
|
|
\ check "RealTerm_line_commands.txt" in the documentation folder for more parameters
|
10 |
|
|
\ loads a file "Hex_commands.bin" (in BINARY format) and sends it over UART
|
11 |
|
|
\ known strange behaviour of such method:
|
12 |
|
|
> COLS=18 doesn't set the number of columns to 18
|
13 |
|
|
> relative paths or paths with "" don't work
|
14 |
|
|
|
15 |
|
|
++ py_serial_control.py :
|
16 |
|
|
\ custom very simple script to read and write the UART with Python (http://www.python.org/doc)
|
17 |
|
|
\ uses the pySerial library (http://pyserial.sourceforge.net/)
|
18 |
30 |
aborga |
> parses human readable parameters and translates them into the correct hex commands
|
19 |
|
|
e.g: >> update --> 0x8000 0x00000000
|
20 |
|
|
include a basic 'help' menu
|
21 |
|
|
\ Customize your script
|
22 |
|
|
> define your commands
|
23 |
|
|
> DEFINE the number of registers to expect back after an update
|
24 |
|
|
\ Browse to you script folder
|
25 |
|
|
> from a shell type: python py_serial_control.py
|
26 |
|
|
> enjoy ! :)
|
27 |
29 |
aborga |
\ to be implemented:
|
28 |
30 |
aborga |
> load parameters and commands from files
|
29 |
29 |
aborga |
> improve readback print on screen formatting
|
30 |
|
|
> make a generic nregister readout
|
31 |
|
|
|
32 |
|
|
py_serial il Linux friendly! :)
|
33 |
|
|
Tested on Ubuntu 10.04 LTS
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.