URL
https://opencores.org/ocsvn/uart_plb/uart_plb/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
3 |
gavinux |
// BMM LOC annotation file.
|
| 2 |
|
|
//
|
| 3 |
|
|
// Release 13.1 - Data2MEM O.40d, build 1.9 Aug 19, 2010
|
| 4 |
|
|
// Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.
|
| 5 |
|
|
|
| 6 |
|
|
|
| 7 |
|
|
///////////////////////////////////////////////////////////////////////////////
|
| 8 |
|
|
//
|
| 9 |
|
|
// Processor 'microblaze_0', ID 100, memory map.
|
| 10 |
|
|
//
|
| 11 |
|
|
///////////////////////////////////////////////////////////////////////////////
|
| 12 |
|
|
|
| 13 |
|
|
ADDRESS_MAP microblaze_0 MICROBLAZE 100
|
| 14 |
|
|
|
| 15 |
|
|
|
| 16 |
|
|
///////////////////////////////////////////////////////////////////////////////
|
| 17 |
|
|
//
|
| 18 |
|
|
// Processor 'microblaze_0' address space 'lmb_bram_combined' 0x00000000:0x00001FFF (8 KBytes).
|
| 19 |
|
|
//
|
| 20 |
|
|
///////////////////////////////////////////////////////////////////////////////
|
| 21 |
|
|
|
| 22 |
|
|
ADDRESS_SPACE lmb_bram_combined RAMB16 [0x00000000:0x00001FFF]
|
| 23 |
|
|
BUS_BLOCK
|
| 24 |
|
|
lmb_bram/lmb_bram/ramb16_s9_s9_0 [31:24] PLACED = X1Y11;
|
| 25 |
|
|
lmb_bram/lmb_bram/ramb16_s9_s9_1 [23:16] PLACED = X1Y10;
|
| 26 |
|
|
lmb_bram/lmb_bram/ramb16_s9_s9_2 [15:8] PLACED = X1Y13;
|
| 27 |
|
|
lmb_bram/lmb_bram/ramb16_s9_s9_3 [7:0] PLACED = X1Y12;
|
| 28 |
|
|
END_BUS_BLOCK;
|
| 29 |
|
|
END_ADDRESS_SPACE;
|
| 30 |
|
|
|
| 31 |
|
|
END_ADDRESS_MAP;
|
| 32 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.