OpenCores
URL https://opencores.org/ocsvn/uart_plb/uart_plb/trunk

Subversion Repositories uart_plb

[/] [uart_plb/] [trunk/] [firmware/] [standalone_bsp_0/] [Makefile] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gavinux
# Makefile generated by Xilinx SDK.
2
 
3
-include libgen.options
4
 
5
LIBRARIES = ${PROCESSOR}/lib/libxil.a
6
MSS = system.mss
7
 
8
all: libs
9
        @echo 'Finished building libraries'
10
 
11
libs: $(LIBRARIES)
12
 
13
$(LIBRARIES): $(MSS)
14
        libgen -hw ${HWSPEC}\
15
               ${REPOSITORIES}\
16
               -pe ${PROCESSOR} \
17
               -log libgen.log \
18
               $(MSS)
19
 
20
clean:
21
        rm -rf ${PROCESSOR}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.