| 1 |
2 |
pjf |
CONFIG PART = xc6vlx240tff1156-1;
|
| 2 |
|
|
|
| 3 |
|
|
|
| 4 |
|
|
########## ML605 Board ##########
|
| 5 |
|
|
NET clk_in_p LOC = J9 |IOSTANDARD = LVDS_25 |DIFF_TERM = TRUE;
|
| 6 |
|
|
NET clk_in_n LOC = H9 |IOSTANDARD = LVDS_25 |DIFF_TERM = TRUE;
|
| 7 |
|
|
|
| 8 |
|
|
Net reset LOC = H10 |IOSTANDARD = LVCMOS15 |TIG;
|
| 9 |
|
|
|
| 10 |
|
|
# downgrade the Place:1153 error in the mapper
|
| 11 |
|
|
NET "reset" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 12 |
|
|
|
| 13 |
|
|
#### Module LEDs_8Bit constraints
|
| 14 |
|
|
NET "display[0]" LOC = AC22;
|
| 15 |
|
|
NET "display[1]" LOC = AC24;
|
| 16 |
|
|
NET "display[2]" LOC = AE22;
|
| 17 |
|
|
NET "display[3]" LOC = AE23;
|
| 18 |
|
|
NET "display[4]" LOC = AB23;
|
| 19 |
|
|
NET "display[5]" LOC = AG23;
|
| 20 |
|
|
NET "display[6]" LOC = AE24;
|
| 21 |
|
|
NET "display[7]" LOC = AD24;
|
| 22 |
|
|
|
| 23 |
10 |
pjf |
NET PBTX_LED LOC = AD21;
|
| 24 |
|
|
NET UDP_RX LOC = AH27;
|
| 25 |
|
|
NET DO_SECOND_TX_LED LOC = AH28;
|
| 26 |
|
|
NET TX_RSLT_0 LOC = AE21;
|
| 27 |
|
|
NET TX_RSLT_1 LOC = AP24;
|
| 28 |
2 |
pjf |
|
| 29 |
8 |
pjf |
|
| 30 |
|
|
|
| 31 |
2 |
pjf |
#### Module Push_Buttons_4Bit constraints
|
| 32 |
10 |
pjf |
NET PBTX LOC = H17;
|
| 33 |
|
|
NET PB_DO_SECOND_TX LOC = A18;
|
| 34 |
|
|
NET reset_leds LOC = G26;
|
| 35 |
2 |
pjf |
|
| 36 |
|
|
#### Module DIP_Switches_4Bit constraints
|
| 37 |
|
|
|
| 38 |
|
|
|
| 39 |
|
|
Net phy_resetn LOC = AH13 |IOSTANDARD = LVCMOS25 |TIG;
|
| 40 |
|
|
|
| 41 |
|
|
Net gmii_rxd<7> LOC = AC13 |IOSTANDARD = LVCMOS25;
|
| 42 |
|
|
Net gmii_rxd<6> LOC = AC12 |IOSTANDARD = LVCMOS25;
|
| 43 |
|
|
Net gmii_rxd<5> LOC = AD11 |IOSTANDARD = LVCMOS25;
|
| 44 |
|
|
Net gmii_rxd<4> LOC = AM12 |IOSTANDARD = LVCMOS25;
|
| 45 |
|
|
Net gmii_rxd<3> LOC = AN12 |IOSTANDARD = LVCMOS25;
|
| 46 |
|
|
Net gmii_rxd<2> LOC = AE14 |IOSTANDARD = LVCMOS25;
|
| 47 |
|
|
Net gmii_rxd<1> LOC = AF14 |IOSTANDARD = LVCMOS25;
|
| 48 |
|
|
Net gmii_rxd<0> LOC = AN13 |IOSTANDARD = LVCMOS25;
|
| 49 |
|
|
|
| 50 |
|
|
Net gmii_txd<7> LOC = AF11 |IOSTANDARD = LVCMOS25;
|
| 51 |
|
|
Net gmii_txd<6> LOC = AE11 |IOSTANDARD = LVCMOS25;
|
| 52 |
|
|
Net gmii_txd<5> LOC = AM10 |IOSTANDARD = LVCMOS25;
|
| 53 |
|
|
Net gmii_txd<4> LOC = AL10 |IOSTANDARD = LVCMOS25;
|
| 54 |
|
|
Net gmii_txd<3> LOC = AG11 |IOSTANDARD = LVCMOS25;
|
| 55 |
|
|
Net gmii_txd<2> LOC = AG10 |IOSTANDARD = LVCMOS25;
|
| 56 |
|
|
Net gmii_txd<1> LOC = AL11 |IOSTANDARD = LVCMOS25;
|
| 57 |
|
|
Net gmii_txd<0> LOC = AM11 |IOSTANDARD = LVCMOS25;
|
| 58 |
|
|
|
| 59 |
|
|
Net gmii_col LOC = AK13 |IOSTANDARD = LVCMOS25;
|
| 60 |
|
|
Net gmii_crs LOC = AL13 |IOSTANDARD = LVCMOS25;
|
| 61 |
|
|
Net mii_tx_clk LOC = AD12 |IOSTANDARD = LVCMOS25;
|
| 62 |
|
|
|
| 63 |
|
|
Net gmii_tx_en LOC = AJ10 |IOSTANDARD = LVCMOS25;
|
| 64 |
|
|
Net gmii_tx_er LOC = AH10 |IOSTANDARD = LVCMOS25;
|
| 65 |
|
|
Net gmii_tx_clk LOC = AH12 |IOSTANDARD = LVCMOS25;
|
| 66 |
|
|
|
| 67 |
|
|
Net gmii_rx_dv LOC = AM13 |IOSTANDARD = LVCMOS25;
|
| 68 |
|
|
Net gmii_rx_er LOC = AG12 |IOSTANDARD = LVCMOS25;
|
| 69 |
|
|
# P20 - GCLK7
|
| 70 |
|
|
Net gmii_rx_clk LOC = AP11 |IOSTANDARD = LVCMOS25;
|
| 71 |
|
|
|
| 72 |
|
|
|
| 73 |
|
|
|
| 74 |
|
|
NET "clk_in_p" TNM_NET = "clk_in_p";
|
| 75 |
|
|
TIMESPEC "TS_emac1_clk_in_p" = PERIOD "clk_in_p" 5.000 ns HIGH 50% INPUT_JITTER 50.0ps;
|
| 76 |
|
|
|
| 77 |
|
|
|
| 78 |
|
|
# Ethernet GTX_CLK high quality 125 MHz reference clock
|
| 79 |
|
|
NET "*mac_block/gtx_clk_bufg" TNM_NET = "ref_gtx_clk";
|
| 80 |
|
|
TIMEGRP "emac1_clk_ref_gtx" = "ref_gtx_clk";
|
| 81 |
|
|
TIMESPEC TS_emac1_clk_ref_gtx = PERIOD "N/A" 8 ns HIGH 50%;
|
| 82 |
|
|
|
| 83 |
|
|
|
