OpenCores
URL https://opencores.org/ocsvn/usb11_sim_model/usb11_sim_model/trunk

Subversion Repositories usb11_sim_model

[/] [usb11_sim_model/] [trunk/] [usb_test.do] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 M_artin
  ################################################################################################
2
  # This tcl-file is for usage with Model Sim, adopt this information to your simulator needs MN #
3
  ################################################################################################
4
 
5
  echo  "===>"
6
  echo  "===> Recompiling Sources"
7
  echo  "===>"
8
 
9
  if {[file exists work]} { vdel -lib work -all }
10
  vlib                      work
11
  vmap           work       D:/Design/My_USB_Controller/work
12
 
13
  # Open Cores USB Phy, designed by Rudolf Usselmanns and translated to VHDL by Martin Neumann
14
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_phy/usb_rx_phy_60MHz.vhdl
15
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_phy/usb_tx_phy.vhdl
16
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_phy/usb_phy.vhdl
17
 
18
  # Open Cores  USB Serial, designed by Joris van Rantwijk
19
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_serial/usb_pkg.vhdl
20
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_serial/usb_init.vhdl
21
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_serial/usb_control.vhdl
22
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_serial/usb_transact.vhdl
23
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_serial/usb_packet.vhdl
24
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_serial/usb_serial.vhdl
25
  vcom -93 -work work       D:/Design/My_USB_Controller/Source/usb_fs_slave.vhdl
26
 
27
  # The USB FS test bench files
28
  vcom -93 -work work       D:/Design/My_USB_Controller/Testbench/usb_commands.vhd
29
  vcom -93 -work work       D:/Design/My_USB_Controller/Testbench/usb_stimuli.vhd
30
  vcom -93 -work work       D:/Design/My_usb_Controller/Testbench/usb_fs_monitor.vhd
31
  vcom -93 -work work       D:/Design/My_usb_Controller/Testbench/usb_fs_master.vhd
32
  vcom -93 -work work       D:/Design/My_USB_Controller/Testbench/usb_tb.vhd
33
 
34
  echo  "===>"
35
  echo  "===> Start Simulation"
36
  echo  "===>"
37
  vsim  -quiet usb_tb
38
 
39
  #view source
40
  view wave
41
  configure wave -signalnamewidth 1
42
 
43
  add wave -noupdate -divider {USB_Monitor}
44
  add wave -noupdate -format Literal -radix decimal     /usb_tb/usb_fs_master/test_case/t_no
45
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_master/usb_fs_monitor/*
46
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_master/stimuli_bit
47
 
48
  add wave -noupdate -divider {USB_MASTER}
49
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_master/*
50
 
51
  add wave -noupdate -divider {USB_STIMULI}
52
  add wave -noupdate -format Literal -radix decimal     /usb_tb/usb_fs_master/test_case/t_no
53
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_master/test_case/*
54
 
55
  add wave -noupdate -divider {USB_PHY}
56
  add wave -noupdate -format Literal -radix decimal     /usb_tb/usb_fs_master/test_case/t_no
57
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_phy_1/*
58
 
59
# add wave -noupdate -divider {USB_RX_PHY}
60
# add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_phy_1/i_rx_phy/*
61
#
62
# add wave -noupdate -divider
63
# add wave -noupdate -divider {USB_TX_PHY}
64
# add wave -noupdate -format Literal -radix decimal /usb_tb/usb_fs_master/test_case/t_no
65
# add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_phy_1/i_tx_phy/*
66
  add wave -noupdate -divider {USB_SERIAL}
67
  add wave -noupdate -format Literal -radix decimal     /usb_tb/usb_fs_master/test_case/t_no
68
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_serial_1/*
69
  add wave -noupdate -divider {USB_S-INIT}
70
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_serial_1/usb_init_inst/*
71
  add wave -noupdate -divider {USB_S-PACKET}
72
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_serial_1/usb_packet_inst/*
73
  add wave -noupdate -divider {USB_S-TRANSACT}
74
  add wave -noupdate -format Literal -radix decimal     /usb_tb/usb_fs_master/test_case/t_no
75
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_serial_1/usb_transact_inst/*
76
  add wave -noupdate -divider {USB_S-CONTROL}
77
  add wave -noupdate -format Logic   -radix hexadecimal /usb_tb/usb_fs_slave_1/usb_serial_1/usb_control_inst/*
78
 
79
  onbreak {resume}
80
  run -all

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.