1 |
2 |
dinesha |
/////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// USB CRC16 Modules ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// ////
|
6 |
|
|
//// Author: Rudolf Usselmann ////
|
7 |
|
|
//// rudi@asics.ws ////
|
8 |
|
|
//// ////
|
9 |
|
|
//// ////
|
10 |
|
|
//// Downloaded from: http://www.opencores.org/cores/usb1_funct/////
|
11 |
|
|
//// ////
|
12 |
|
|
/////////////////////////////////////////////////////////////////////
|
13 |
|
|
//// ////
|
14 |
|
|
//// Copyright (C) 2000-2002 Rudolf Usselmann ////
|
15 |
|
|
//// www.asics.ws ////
|
16 |
|
|
//// rudi@asics.ws ////
|
17 |
|
|
//// ////
|
18 |
|
|
//// This source file may be used and distributed without ////
|
19 |
|
|
//// restriction provided that this copyright statement is not ////
|
20 |
|
|
//// removed from the file and that any derivative work contains ////
|
21 |
|
|
//// the original copyright notice and the associated disclaimer.////
|
22 |
|
|
//// ////
|
23 |
|
|
//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ////
|
24 |
|
|
//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ////
|
25 |
|
|
//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ////
|
26 |
|
|
//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ////
|
27 |
|
|
//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ////
|
28 |
|
|
//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ////
|
29 |
|
|
//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ////
|
30 |
|
|
//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ////
|
31 |
|
|
//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ////
|
32 |
|
|
//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ////
|
33 |
|
|
//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ////
|
34 |
|
|
//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ////
|
35 |
|
|
//// POSSIBILITY OF SUCH DAMAGE. ////
|
36 |
|
|
//// ////
|
37 |
|
|
/////////////////////////////////////////////////////////////////////
|
38 |
|
|
|
39 |
|
|
// CVS Log
|
40 |
|
|
//
|
41 |
|
|
// $Id: usb1_crc16.v,v 1.1.1.1 2002-09-19 12:07:39 rudi Exp $
|
42 |
|
|
//
|
43 |
|
|
// $Date: 2002-09-19 12:07:39 $
|
44 |
|
|
// $Revision: 1.1.1.1 $
|
45 |
|
|
// $Author: rudi $
|
46 |
|
|
// $Locker: $
|
47 |
|
|
// $State: Exp $
|
48 |
|
|
//
|
49 |
|
|
// Change History:
|
50 |
|
|
// $Log: not supported by cvs2svn $
|
51 |
|
|
//
|
52 |
|
|
//
|
53 |
|
|
//
|
54 |
|
|
//
|
55 |
|
|
//
|
56 |
|
|
//
|
57 |
|
|
//
|
58 |
|
|
|
59 |
|
|
`include "usb1_defines.v"
|
60 |
|
|
|
61 |
|
|
///////////////////////////////////////////////////////////////////
|
62 |
|
|
//
|
63 |
|
|
// CRC16
|
64 |
|
|
//
|
65 |
|
|
///////////////////////////////////////////////////////////////////
|
66 |
|
|
|
67 |
|
|
module usb1_crc16(crc_in, din, crc_out);
|
68 |
|
|
input [15:0] crc_in;
|
69 |
|
|
input [7:0] din;
|
70 |
|
|
output [15:0] crc_out;
|
71 |
|
|
|
72 |
|
|
assign crc_out[0] = din[7] ^ din[6] ^ din[5] ^ din[4] ^ din[3] ^
|
73 |
|
|
din[2] ^ din[1] ^ din[0] ^ crc_in[8] ^ crc_in[9] ^
|
74 |
|
|
crc_in[10] ^ crc_in[11] ^ crc_in[12] ^ crc_in[13] ^
|
75 |
|
|
crc_in[14] ^ crc_in[15];
|
76 |
|
|
assign crc_out[1] = din[7] ^ din[6] ^ din[5] ^ din[4] ^ din[3] ^ din[2] ^
|
77 |
|
|
din[1] ^ crc_in[9] ^ crc_in[10] ^ crc_in[11] ^
|
78 |
|
|
crc_in[12] ^ crc_in[13] ^ crc_in[14] ^ crc_in[15];
|
79 |
|
|
assign crc_out[2] = din[1] ^ din[0] ^ crc_in[8] ^ crc_in[9];
|
80 |
|
|
assign crc_out[3] = din[2] ^ din[1] ^ crc_in[9] ^ crc_in[10];
|
81 |
|
|
assign crc_out[4] = din[3] ^ din[2] ^ crc_in[10] ^ crc_in[11];
|
82 |
|
|
assign crc_out[5] = din[4] ^ din[3] ^ crc_in[11] ^ crc_in[12];
|
83 |
|
|
assign crc_out[6] = din[5] ^ din[4] ^ crc_in[12] ^ crc_in[13];
|
84 |
|
|
assign crc_out[7] = din[6] ^ din[5] ^ crc_in[13] ^ crc_in[14];
|
85 |
|
|
assign crc_out[8] = din[7] ^ din[6] ^ crc_in[0] ^ crc_in[14] ^ crc_in[15];
|
86 |
|
|
assign crc_out[9] = din[7] ^ crc_in[1] ^ crc_in[15];
|
87 |
|
|
assign crc_out[10] = crc_in[2];
|
88 |
|
|
assign crc_out[11] = crc_in[3];
|
89 |
|
|
assign crc_out[12] = crc_in[4];
|
90 |
|
|
assign crc_out[13] = crc_in[5];
|
91 |
|
|
assign crc_out[14] = crc_in[6];
|
92 |
|
|
assign crc_out[15] = din[7] ^ din[6] ^ din[5] ^ din[4] ^ din[3] ^ din[2] ^
|
93 |
|
|
din[1] ^ din[0] ^ crc_in[7] ^ crc_in[8] ^ crc_in[9] ^
|
94 |
|
|
crc_in[10] ^ crc_in[11] ^ crc_in[12] ^ crc_in[13] ^
|
95 |
|
|
crc_in[14] ^ crc_in[15];
|
96 |
|
|
|
97 |
|
|
endmodule
|
98 |
|
|
|