1 |
2 |
ZTEX |
INFO:sim:172 - Generating IP...
|
2 |
|
|
Applying current project options...
|
3 |
|
|
Finished applying current project options.
|
4 |
|
|
Customizing IP...
|
5 |
|
|
Finished Customizing.
|
6 |
|
|
Resolving generic values...
|
7 |
|
|
Finished resolving generic values.
|
8 |
|
|
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
|
9 |
|
|
INFO:sim:949 - Finished generation of ASY schematic symbol.
|
10 |
|
|
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
|
11 |
|
|
Generating metadata file...
|
12 |
|
|
Generating ISE project...
|
13 |
|
|
XCO file found: mem0.xco
|
14 |
|
|
XMDF file found: mem0_xmdf.tcl
|
15 |
|
|
Adding
|
16 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
17 |
|
|
cg/mem0/user_design/rtl/infrastructure.v -view all -origin_type created
|
18 |
|
|
WARNING:coreutil - WARNING: de_DE.ISO-8859-1 is not supported as a language.
|
19 |
|
|
Using usenglish.
|
20 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
21 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
22 |
|
|
mp/_cg/mem0/user_design/rtl/infrastructure.v" into library work
|
23 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
24 |
|
|
Adding
|
25 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tm
|
26 |
|
|
p/_cg/mem0/user_design/rtl/mcb_controller/iodrp_controller.v -view all
|
27 |
|
|
-origin_type created
|
28 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
29 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
30 |
|
|
mp/_cg/mem0/user_design/rtl/mcb_controller/iodrp_controller.v" into
|
31 |
|
|
library
|
32 |
|
|
work
|
33 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
34 |
|
|
Adding
|
35 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
36 |
|
|
cg/mem0/user_design/rtl/mcb_controller/iodrp_mcb_controller.v -view all
|
37 |
|
|
-origin_type created
|
38 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
39 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
40 |
|
|
mp/_cg/mem0/user_design/rtl/mcb_controller/iodrp_mcb_controller.v" into
|
41 |
|
|
library work
|
42 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
43 |
|
|
Adding
|
44 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
45 |
|
|
cg/mem0/user_design/rtl/mcb_controller/mcb_raw_wrapper.v -view all -origin_type
|
46 |
|
|
created
|
47 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
48 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
49 |
|
|
mp/_cg/mem0/user_design/rtl/mcb_controller/mcb_raw_wrapper.v" into library
|
50 |
|
|
work
|
51 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
52 |
|
|
Adding
|
53 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
54 |
|
|
cg/mem0/user_design/rtl/mcb_controller/mcb_soft_calibration.v -view all
|
55 |
|
|
-origin_type created
|
56 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
57 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
58 |
|
|
mp/_cg/mem0/user_design/rtl/mcb_controller/mcb_soft_calibration.v" into
|
59 |
|
|
library work
|
60 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
61 |
|
|
Adding
|
62 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
63 |
|
|
cg/mem0/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v -view all
|
64 |
|
|
-origin_type created
|
65 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
66 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
67 |
|
|
mp/_cg/mem0/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v" into
|
68 |
|
|
library work
|
69 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
70 |
|
|
Adding
|
71 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
72 |
|
|
cg/mem0/user_design/rtl/mcb_controller/mcb_ui_top.v -view all -origin_type
|
73 |
|
|
created
|
74 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
75 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
76 |
|
|
mp/_cg/mem0/user_design/rtl/mcb_controller/mcb_ui_top.v" into library work
|
77 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
78 |
|
|
Adding
|
79 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
80 |
|
|
cg/mem0/user_design/rtl/mem0.v -view all -origin_type created
|
81 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
82 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
83 |
|
|
mp/_cg/mem0/user_design/rtl/mem0.v" into library work
|
84 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
85 |
|
|
Adding
|
86 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
87 |
|
|
cg/mem0/user_design/rtl/memc_wrapper.v -view all -origin_type created
|
88 |
|
|
INFO:HDLCompiler:1845 - Analyzing Verilog file
|
89 |
|
|
"/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/t
|
90 |
|
|
mp/_cg/mem0/user_design/rtl/memc_wrapper.v" into library work
|
91 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
92 |
|
|
Adding
|
93 |
|
|
/drv_s2/usb-fpga/ztex/examples/usb-fpga-2.04/2.04b/memfifo/fpga/ipcore_dir/tmp/_
|
94 |
|
|
cg/mem0/user_design/par/mem0.ucf -view all -origin_type created
|
95 |
|
|
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
|
96 |
|
|
Please set the new top explicitly by running the "project set top" command.
|
97 |
|
|
To re-calculate the new top automatically, set the "Auto Implementation Top"
|
98 |
|
|
property to true.
|
99 |
|
|
Top level has been set to "/mem0"
|
100 |
|
|
Generating FLIST file...
|
101 |
|
|
INFO:sim:948 - Finished FLIST file generation.
|
102 |
|
|
Generating README file...
|
103 |
|
|
Launching README viewer...
|
104 |
|
|
Moving files to output directory...
|
105 |
|
|
Finished moving files to output directory
|
106 |
|
|
Wrote CGP file for project 'mem0'.
|