1 |
6 |
melman701 |
## Generated SDC file "test_usb_ft232h.out.sdc"
|
2 |
|
|
|
3 |
|
|
## Copyright (C) 2017 Intel Corporation. All rights reserved.
|
4 |
|
|
## Your use of Intel Corporation's design tools, logic functions
|
5 |
|
|
## and other software and tools, and its AMPP partner logic
|
6 |
|
|
## functions, and any output files from any of the foregoing
|
7 |
|
|
## (including device programming or simulation files), and any
|
8 |
|
|
## associated documentation or information are expressly subject
|
9 |
|
|
## to the terms and conditions of the Intel Program License
|
10 |
|
|
## Subscription Agreement, the Intel Quartus Prime License Agreement,
|
11 |
|
|
## the Intel MegaCore Function License Agreement, or other
|
12 |
|
|
## applicable license agreement, including, without limitation,
|
13 |
|
|
## that your use is for the sole purpose of programming logic
|
14 |
|
|
## devices manufactured by Intel and sold by Intel or its
|
15 |
|
|
## authorized distributors. Please refer to the applicable
|
16 |
|
|
## agreement for further details.
|
17 |
|
|
|
18 |
|
|
|
19 |
|
|
## VENDOR "Altera"
|
20 |
|
|
## PROGRAM "Quartus Prime"
|
21 |
|
|
## VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"
|
22 |
|
|
|
23 |
|
|
## DATE "Thu Apr 6 13:43:18 2017"
|
24 |
|
|
|
25 |
|
|
##
|
26 |
|
|
## DEVICE "EP4CE22E22C8"
|
27 |
|
|
##
|
28 |
|
|
|
29 |
|
|
|
30 |
|
|
#**************************************************************
|
31 |
|
|
# Time Information
|
32 |
|
|
#**************************************************************
|
33 |
|
|
|
34 |
|
|
set_time_format -unit ns -decimal_places 3
|
35 |
|
|
|
36 |
|
|
|
37 |
|
|
|
38 |
|
|
#**************************************************************
|
39 |
|
|
# Create Clock
|
40 |
|
|
#**************************************************************
|
41 |
|
|
|
42 |
|
|
create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
|
43 |
|
|
create_clock -name {CLOCK_IN} -period 61.035 -waveform { 0.000 30.517 } [get_ports {CLOCK_IN}]
|
44 |
|
|
create_clock -name {USB_CLK} -period 16.666 -waveform { 0.000 8.333 } [get_ports {USB_CLK}]
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
#**************************************************************
|
48 |
|
|
# Create Generated Clock
|
49 |
|
|
#**************************************************************
|
50 |
|
|
|
51 |
|
|
create_generated_clock -name {inst1|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {inst1|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -multiply_by 25 -divide_by 4 -master_clock {inst|altpll_component|auto_generated|pll1|clk[0]} [get_pins {inst1|altpll_component|auto_generated|pll1|clk[0]}]
|
52 |
|
|
create_generated_clock -name {inst1|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {inst1|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -multiply_by 25 -divide_by 4 -phase -90.000 -master_clock {inst|altpll_component|auto_generated|pll1|clk[0]} [get_pins {inst1|altpll_component|auto_generated|pll1|clk[1]}]
|
53 |
|
|
create_generated_clock -name {inst|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {inst|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -multiply_by 125 -divide_by 128 -master_clock {CLOCK_IN} [get_pins {inst|altpll_component|auto_generated|pll1|clk[0]}]
|
54 |
|
|
|
55 |
|
|
|
56 |
|
|
#**************************************************************
|
57 |
|
|
# Set Clock Latency
|
58 |
|
|
#**************************************************************
|
59 |
|
|
|
60 |
|
|
|
61 |
|
|
|
62 |
|
|
#**************************************************************
|
63 |
|
|
# Set Clock Uncertainty
|
64 |
|
|
#**************************************************************
|
65 |
|
|
|
66 |
|
|
set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] 0.020
|
67 |
|
|
set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] 0.020
|
68 |
|
|
set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] 0.020
|
69 |
|
|
set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] 0.020
|
70 |
|
|
set_clock_uncertainty -rise_from [get_clocks {USB_CLK}] -rise_to [get_clocks {USB_CLK}] 0.020
|
71 |
|
|
set_clock_uncertainty -rise_from [get_clocks {USB_CLK}] -fall_to [get_clocks {USB_CLK}] 0.020
|
72 |
|
|
set_clock_uncertainty -fall_from [get_clocks {USB_CLK}] -rise_to [get_clocks {USB_CLK}] 0.020
|
73 |
|
|
set_clock_uncertainty -fall_from [get_clocks {USB_CLK}] -fall_to [get_clocks {USB_CLK}] 0.020
|
74 |
|
|
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] 0.020
|
75 |
|
|
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] 0.020
|
76 |
|
|
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] 0.020
|
77 |
|
|
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] 0.020
|
78 |
|
|
|
79 |
|
|
|
80 |
|
|
#**************************************************************
|
81 |
|
|
# Set Input Delay
|
82 |
|
|
#**************************************************************
|
83 |
|
|
|
84 |
|
|
|
85 |
|
|
|
86 |
|
|
#**************************************************************
|
87 |
|
|
# Set Output Delay
|
88 |
|
|
#**************************************************************
|
89 |
|
|
|
90 |
|
|
|
91 |
|
|
|
92 |
|
|
#**************************************************************
|
93 |
|
|
# Set Clock Groups
|
94 |
|
|
#**************************************************************
|
95 |
|
|
|
96 |
|
|
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]
|
97 |
|
|
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]
|
98 |
|
|
set_clock_groups -physically_exclusive -group [get_clocks {USB_CLK}]
|
99 |
|
|
set_clock_groups -logically_exclusive -group [get_clocks {CLOCK_IN}]
|
100 |
|
|
set_clock_groups -logically_exclusive -group [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}]
|
101 |
|
|
|
102 |
|
|
|
103 |
|
|
#**************************************************************
|
104 |
|
|
# Set False Path
|
105 |
|
|
#**************************************************************
|
106 |
|
|
|
107 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}]
|
108 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
|
109 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}]
|
110 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
|
111 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
|
112 |
|
|
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
|
113 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
|
114 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers *]
|
115 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}]
|
116 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
|
117 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
|
118 |
|
|
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
|
119 |
|
|
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
|
120 |
|
|
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_3f9:dffpipe22|dffe23a*}]
|
121 |
|
|
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a*}]
|
122 |
|
|
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a*}]
|
123 |
|
|
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_1f9:dffpipe5|dffe6a*}]
|
124 |
|
|
set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]
|
125 |
|
|
set_false_path -from [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_nios2_oci_break:the_sopc_cpu_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck|*sr*}]
|
126 |
|
|
set_false_path -from [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck|*sr[33]}]
|
127 |
|
|
set_false_path -from [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck|*sr[0]}]
|
128 |
|
|
set_false_path -from [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck|*sr[34]}]
|
129 |
|
|
set_false_path -from [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck|*sr*}]
|
130 |
|
|
set_false_path -from [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck|*sr*}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_sysclk:the_sopc_cpu_cpu_debug_slave_sysclk|*jdo*}]
|
131 |
|
|
set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper|sopc_cpu_cpu_debug_slave_sysclk:the_sopc_cpu_cpu_debug_slave_sysclk|ir*}]
|
132 |
|
|
set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*sopc_cpu_cpu:*|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug|monitor_go}]
|
133 |
|
|
|
134 |
|
|
|
135 |
|
|
#**************************************************************
|
136 |
|
|
# Set Multicycle Path
|
137 |
|
|
#**************************************************************
|
138 |
|
|
|
139 |
|
|
|
140 |
|
|
|
141 |
|
|
#**************************************************************
|
142 |
|
|
# Set Maximum Delay
|
143 |
|
|
#**************************************************************
|
144 |
|
|
|
145 |
|
|
|
146 |
|
|
|
147 |
|
|
#**************************************************************
|
148 |
|
|
# Set Minimum Delay
|
149 |
|
|
#**************************************************************
|
150 |
|
|
|
151 |
|
|
|
152 |
|
|
|
153 |
|
|
#**************************************************************
|
154 |
|
|
# Set Input Transition
|
155 |
|
|
#**************************************************************
|
156 |
|
|
|